Home
last modified time | relevance | path

Searched refs:base_addr (Results 1 – 25 of 294) sorted by relevance

12345678910>>...12

/linux-2.4.37.9/include/asm-arm/arch-epxa/
Dint_ctrl00.h26 #define INT_MS(base_addr) (INT_CTRL00_TYPE (base_addr + 0x00 )) argument
62 #define INT_MC(base_addr) (INT_CTRL00_TYPE (base_addr + 0x04 )) argument
98 #define INT_SS(base_addr) (INT_CTRL00_TYPE (base_addr + 0x08 )) argument
134 #define INT_RS(base_addr) (INT_CTRL00_TYPE (base_addr + 0x0C )) argument
170 #define INT_ID(base_addr) (INT_CTRL00_TYPE (base_addr + 0x10 )) argument
174 #define INT_PLD_PRIORITY(base_addr) (INT_CTRL00_TYPE (base_addr + 0x14 )) argument
180 #define INT_MODE(base_addr) (INT_CTRL00_TYPE (base_addr + 0x18 )) argument
184 #define INT_PRIORITY_P0(base_addr) (INT_CTRL00_TYPE (base_addr + 0x80 )) argument
190 #define INT_PRIORITY_P1(base_addr) (INT_CTRL00_TYPE (base_addr + 0x84 )) argument
196 #define INT_PRIORITY_P2(base_addr) (INT_CTRL00_TYPE (base_addr + 0x88 )) argument
[all …]
Dwatchdog00.h13 #define WDOG_CR(base_addr) (WATCHDOG00_TYPE (base_addr )) argument
20 #define WDOG_COUNT(base_addr) (WATCHDOG00_TYPE (base_addr + 0x4 )) argument
23 #define WDOG_RELOAD(base_addr) (WATCHDOG00_TYPE (base_addr + 0x8 )) argument
/linux-2.4.37.9/drivers/char/
Dserial167.c304 write_cy_cmd(volatile u_char *base_addr, u_char cmd) in write_cy_cmd() argument
312 if (base_addr[CyCCR] == 0){ in write_cy_cmd()
325 base_addr[CyCCR] = cmd; in write_cy_cmd()
338 volatile unsigned char *base_addr = (unsigned char *)BASE_ADDR; in cy_stop() local
352 base_addr[CyCAR] = (u_char)(channel); /* index channel */ in cy_stop()
353 base_addr[CyIER] &= ~(CyTxMpty|CyTxRdy); in cy_stop()
363 volatile unsigned char *base_addr = (unsigned char *)BASE_ADDR; in cy_start() local
377 base_addr[CyCAR] = (u_char)(channel); in cy_start()
378 base_addr[CyIER] |= CyTxMpty; in cy_start()
409 volatile unsigned char *base_addr = (unsigned char *)BASE_ADDR; in cd2401_rxerr_interrupt() local
[all …]
Dcyclades.c704 ((card).base_addr+ID_ADDRESS))->signature)))
1024 cyy_issue_cmd(volatile ucchar *base_addr, u_char cmd, int index) in cyy_issue_cmd() argument
1030 if (cy_readb(base_addr+(CyCCR<<index)) == 0){ in cyy_issue_cmd()
1040 cy_writeb((u_long)base_addr+(CyCCR<<index), cmd); in cyy_issue_cmd()
1108 volatile unsigned char *base_addr, *card_base_addr; in cyy_interrupt() local
1127 card_base_addr = (unsigned char *)cinfo->base_addr; in cyy_interrupt()
1139 base_addr = (unsigned char *) in cyy_interrupt()
1140 (cinfo->base_addr + (cy_chip_offset[chip]<<index)); in cyy_interrupt()
1142 while ( (status = cy_readb(base_addr+(CySVRR<<index))) != 0x00) { in cyy_interrupt()
1158 save_xir = (u_char) cy_readb(base_addr+(CyRIR<<index)); in cyy_interrupt()
[all …]
/linux-2.4.37.9/drivers/net/
Dether00.c144 printk("\ndma ctl=%#x\n",readw(ETHER_DMA_CTL(dev->base_addr))); in dump_regs()
145 printk("txfrmptr=%#x\n",readw(ETHER_TXFRMPTR(dev->base_addr))); in dump_regs()
146 printk("txthrsh=%#x\n",readw(ETHER_TXTHRSH(dev->base_addr))); in dump_regs()
147 printk("txpollctr=%#x\n",readw(ETHER_TXPOLLCTR(dev->base_addr))); in dump_regs()
148 printk("blfrmptr=%#x\n",readw(ETHER_BLFRMPTR(dev->base_addr))); in dump_regs()
149 printk("rxfragsize=%#x\n",readw(ETHER_RXFRAGSIZE(dev->base_addr))); in dump_regs()
150 printk("tx_int_en=%#x\n",readw(ETHER_INT_EN(dev->base_addr))); in dump_regs()
151 printk("fda_bas=%#x\n",readw(ETHER_FDA_BAS(dev->base_addr))); in dump_regs()
152 printk("fda_lim=%#x\n",readw(ETHER_FDA_LIM(dev->base_addr))); in dump_regs()
153 printk("int_src=%#x\n",readw(ETHER_INT_SRC(dev->base_addr))); in dump_regs()
[all …]
Dibmlana.c123 printk(" %04x", inw(dev->base_addr + z)); in dumpregs()
196 if ((inw(dev->base_addr + regoffs) & mask) == value) in wait_timeout()
211 bcmval = inb(dev->base_addr + BCMREG); in ResetBoard()
216 outb(bcmval, dev->base_addr + BCMREG); in ResetBoard()
219 outb(bcmval, dev->base_addr + BCMREG); in ResetBoard()
224 outb(bcmval, dev->base_addr + BCMREG); in ResetBoard()
320 outw(priv->rrastart, dev->base_addr + SONIC_RSA); in InitSONIC()
322 dev->base_addr + SONIC_REA); in InitSONIC()
323 outw(priv->rrastart, dev->base_addr + SONIC_RRP); in InitSONIC()
324 outw(priv->rrastart, dev->base_addr + SONIC_RWP); in InitSONIC()
[all …]
Djazzsonic.c51 #define SONIC_READ(reg) (*((volatile unsigned int *)base_addr+reg))
55 *((volatile unsigned int *)base_addr+(reg)) = (val); \
88 static int sonic_probe1(struct net_device *dev, unsigned long base_addr,
98 unsigned long base_addr = dev ? dev->base_addr : 0; in sonic_probe() local
106 if (base_addr >= KSEG0) /* Check a single specified location. */ in sonic_probe()
107 return sonic_probe1(dev, base_addr, dev->irq); in sonic_probe()
108 else if (base_addr != 0) /* Don't probe at all. */ in sonic_probe()
112 int base_addr = sonic_portlist[i].port; in sonic_probe() local
113 if (check_region(base_addr, 0x100)) in sonic_probe()
115 if (sonic_probe1(dev, base_addr, sonic_portlist[i].irq) == 0) in sonic_probe()
[all …]
Dam79c961a.c62 static inline unsigned short read_rreg(u_long base_addr, u_int reg) in read_rreg() argument
199 …write_rreg (dev->base_addr, CSR0, CSR0_BABL|CSR0_CERR|CSR0_MISS|CSR0_MERR|CSR0_TINT|CSR0_RINT|CSR0… in am79c961_init_for_open()
202 write_ireg (dev->base_addr, 5, 0x00a0); /* Receive address LED */ in am79c961_init_for_open()
203 write_ireg (dev->base_addr, 6, 0x0081); /* Collision LED */ in am79c961_init_for_open()
204 write_ireg (dev->base_addr, 7, 0x0090); /* XMIT LED */ in am79c961_init_for_open()
205 write_ireg (dev->base_addr, 2, 0x0000); /* MODE register selects media */ in am79c961_init_for_open()
208 write_rreg (dev->base_addr, i, 0); in am79c961_init_for_open()
211 write_rreg (dev->base_addr, i, p[0] | (p[1] << 8)); in am79c961_init_for_open()
217 write_rreg (dev->base_addr, MODE, i); in am79c961_init_for_open()
218 write_rreg (dev->base_addr, POLLINT, 0); in am79c961_init_for_open()
[all …]
Dsmc-ultra.c134 int base_addr = dev->base_addr; in ultra_probe() local
138 if (base_addr > 0x1ff) /* Check a single specified location. */ in ultra_probe()
139 return ultra_probe1(dev, base_addr); in ultra_probe()
140 else if (base_addr != 0) /* Don't probe at all. */ in ultra_probe()
238 dev->base_addr = ioaddr+ULTRA_NIC_OFFSET; in ultra_probe1()
303 dev->base_addr = idev->resource[0].start; in ultra_probe_isapnp()
308 dev->base_addr, dev->irq); in ultra_probe_isapnp()
309 if (ultra_probe1(dev, dev->base_addr) != 0) { /* Shouldn't happen. */ in ultra_probe_isapnp()
310 …tk(KERN_ERR "smc-ultra.c: Probe of ISAPnP card at %#lx failed.\n", dev->base_addr); … in ultra_probe_isapnp()
328 int ioaddr = dev->base_addr - ULTRA_NIC_OFFSET; /* ASIC addr */ in ultra_open()
[all …]
Dtlan.c588 dev->base_addr = pci_io_base; in TLan_probe1()
606 dev->base_addr = ioaddr; in TLan_probe1()
663 (int) dev->base_addr, in TLan_probe1()
694 release_region( dev->base_addr, 0x10); in TLan_Eisa_Cleanup()
926 priv->tlanRev = TLan_DioRead8( dev->base_addr, TLAN_DEF_REVISION ); in TLan_Open()
1103 outl( tail_list_phys, dev->base_addr + TLAN_CH_PARM ); in TLan_StartTx()
1104 outl( TLAN_HC_GO, dev->base_addr + TLAN_HOST_CMD ); in TLan_StartTx()
1163 host_int = inw( dev->base_addr + TLAN_HOST_INT ); in TLan_HandleInterrupt()
1164 outw( host_int, dev->base_addr + TLAN_HOST_INT ); in TLan_HandleInterrupt()
1172 outl( host_cmd, dev->base_addr + TLAN_HOST_CMD ); in TLan_HandleInterrupt()
[all …]
D3c505.c211 static inline unsigned char inb_status(unsigned int base_addr) in inb_status() argument
213 return inb(base_addr + PORT_STATUS); in inb_status()
216 static inline int inb_command(unsigned int base_addr) in inb_command() argument
218 return inb(base_addr + PORT_COMMAND); in inb_command()
223 outb(val, dev->base_addr + PORT_CONTROL); in outb_control()
229 static inline void outb_command(unsigned char val, unsigned int base_addr) in outb_command() argument
231 outb(val, base_addr + PORT_COMMAND); in outb_command()
234 static inline unsigned int inw_data(unsigned int base_addr) in inw_data() argument
236 return inw(base_addr + PORT_DATA); in inw_data()
239 static inline void outw_data(unsigned int val, unsigned int base_addr) in outw_data() argument
[all …]
Dne2.c104 #define NE_BASE (dev->base_addr)
292 len += sprintf(buf+len, "Base IO: %#x\n", (unsigned int)dev->base_addr); in ne2_procinfo()
306 int i, base_addr, irq, retval; in ne2_probe1() local
328 base_addr = dlink_addresses[(POS >> 5) & 0x03]; in ne2_probe1()
336 base_addr = addresses[i - 1]; in ne2_probe1()
340 if (!request_region(base_addr, NE_IO_EXTENT, dev->name)) in ne2_probe1()
345 base_addr, irq); in ne2_probe1()
351 outb(0x0, base_addr + NE_RESET); in ne2_probe1()
352 inb(base_addr + NE_RESET); in ne2_probe1()
353 outb(0x21, base_addr + NE_CMD); in ne2_probe1()
[all …]
Dnatsemi.c787 dev->base_addr = ioaddr; in natsemi_probe1()
874 iounmap ((void *) dev->base_addr); in natsemi_probe1()
946 return readl(dev->base_addr+BasicControl+(reg<<2))&0xffff; in mdio_read()
955 writew(data, dev->base_addr+BasicControl+(reg<<2)); in mdio_write()
988 cfg = readl(dev->base_addr + ChipConfig) & CFG_RESET_SAVE; in natsemi_reset()
990 wcsr = readl(dev->base_addr + WOLCmd) & WCSR_RESET_SAVE; in natsemi_reset()
992 rfcr = readl(dev->base_addr + RxFilterAddr) & RFCR_RESET_SAVE; in natsemi_reset()
995 writel(i*2, dev->base_addr + RxFilterAddr); in natsemi_reset()
996 pmatch[i] = readw(dev->base_addr + RxFilterData); in natsemi_reset()
1000 writel(0xa+(i*2), dev->base_addr + RxFilterAddr); in natsemi_reset()
[all …]
Dsmc-mca.c117 int base_addr = dev->base_addr; in ultramca_probe() local
126 if (base_addr || irq) { in ultramca_probe()
128 if (base_addr) { in ultramca_probe()
130 base_addr, irq ? ' ' : '\n'); in ultramca_probe()
174 tbase = addr_table[(pos2 & 0xf0) >> 4].base_addr; in ultramca_probe()
189 if(!tirq || !tbase || (irq && irq != tirq) || (base_addr && tbase != base_addr)) { in ultramca_probe()
199 return ((base_addr || irq) ? -ENXIO : -ENODEV); in ultramca_probe()
211 dev->base_addr = ioaddr = tbase; in ultramca_probe()
294 dev->base_addr = ioaddr + ULTRA_NIC_OFFSET; in ultramca_probe()
325 int ioaddr = dev->base_addr - ULTRA_NIC_OFFSET; /* ASIC addr */ in ultramca_open()
[all …]
Dtlan.h446 inline u8 TLan_DioRead8(u16 base_addr, u16 internal_addr) in TLan_DioRead8() argument
448 outw(internal_addr, base_addr + TLAN_DIO_ADR); in TLan_DioRead8()
449 return (inb((base_addr + TLAN_DIO_DATA) + (internal_addr & 0x3))); in TLan_DioRead8()
456 inline u16 TLan_DioRead16(u16 base_addr, u16 internal_addr) in TLan_DioRead16() argument
458 outw(internal_addr, base_addr + TLAN_DIO_ADR); in TLan_DioRead16()
459 return (inw((base_addr + TLAN_DIO_DATA) + (internal_addr & 0x2))); in TLan_DioRead16()
466 inline u32 TLan_DioRead32(u16 base_addr, u16 internal_addr) in TLan_DioRead32() argument
468 outw(internal_addr, base_addr + TLAN_DIO_ADR); in TLan_DioRead32()
469 return (inl(base_addr + TLAN_DIO_DATA)); in TLan_DioRead32()
476 inline void TLan_DioWrite8(u16 base_addr, u16 internal_addr, u8 data) in TLan_DioWrite8() argument
[all …]
/linux-2.4.37.9/drivers/net/tokenring/
Dmadgemc.c87 #define SIFREADB(reg) (inb(dev->base_addr + ((reg<0x8)?reg:reg-0x8)))
88 #define SIFWRITEB(val, reg) (outb(val, dev->base_addr + ((reg<0x8)?reg:reg-0x8)))
89 #define SIFREADW(reg) (inw(dev->base_addr + ((reg<0x8)?reg:reg-0x8)))
90 #define SIFWRITEW(val, reg) (outw(val, dev->base_addr + ((reg<0x8)?reg:reg-0x8)))
216 dev->base_addr = 0x0a20 + in madgemc_probe()
236 if (!request_region(dev->base_addr, MADGEMC_IO_EXTENT, in madgemc_probe()
238 …ble to setup Smart MC in slot %d because of I/O base conflict at 0x%04lx\n", slot, dev->base_addr); in madgemc_probe()
239 dev->base_addr += MADGEMC_SIF_OFFSET; in madgemc_probe()
242 dev->base_addr += MADGEMC_SIF_OFFSET; in madgemc_probe()
301 dev->base_addr, dev->irq); in madgemc_probe()
[all …]
Dtmsisa.c73 return inb(dev->base_addr + reg); in tms_isa_sifreadb()
78 return inw(dev->base_addr + reg); in tms_isa_sifreadw()
83 outb(val, dev->base_addr + reg); in tms_isa_sifwriteb()
88 outw(val, dev->base_addr + reg); in tms_isa_sifwritew()
137 if(check_region(dev->base_addr, TMS_ISA_IO_EXTENT)) in tms_isa_probe()
140 if(tms_isa_probe1(dev->base_addr)) in tms_isa_probe()
148 if (!request_region(dev->base_addr, TMS_ISA_IO_EXTENT, isa_cardname)) in tms_isa_probe()
153 release_region(dev->base_addr, TMS_ISA_IO_EXTENT); in tms_isa_probe()
157 dev->base_addr &= ~3; in tms_isa_probe()
195 release_region(dev->base_addr, TMS_ISA_IO_EXTENT); in tms_isa_probe()
[all …]
/linux-2.4.37.9/drivers/gsc/
Ddino.c183 gsc_writel(v, d->hba.base_addr + DINO_PCI_ADDR); \
185 *data = le##size##_to_cpu(gsc_read##type(d->hba.base_addr+DINO_CONFIG_DATA+(pos&mask))); \
210 gsc_writel(v & 0xffffff00, d->hba.base_addr + DINO_PCI_ADDR); \
211 (volatile int) gsc_readl(d->hba.base_addr + DINO_CONFIG_DATA); \
213 gsc_writel(v, d->hba.base_addr + DINO_PCI_ADDR); \
215 gsc_write##type(cpu_to_le##size(data), d->hba.base_addr+DINO_CONFIG_DATA+(pos&mask)); \
254 gsc_writel((u32) addr, d->base_addr + DINO_PCI_ADDR); \
256 v = gsc_read##type(d->base_addr+DINO_IO_DATA+(addr&mask)); \
271 gsc_writel((u32) addr, d->base_addr + DINO_PCI_ADDR); \
273 gsc_write##type(cpu_to_le##size(val), d->base_addr+DINO_IO_DATA+(addr&mask)); \
[all …]
/linux-2.4.37.9/drivers/acorn/net/
Dether3.h26 #define REG_COMMAND (dev->base_addr + 0x00)
45 #define REG_STATUS (dev->base_addr + 0x00)
62 #define REG_CONFIG1 (dev->base_addr + 0x10)
95 #define REG_CONFIG2 (dev->base_addr + 0x20)
109 #define REG_RECVEND (dev->base_addr + 0x30)
111 #define REG_BUFWIN (dev->base_addr + 0x40)
113 #define REG_RECVPTR (dev->base_addr + 0x50)
115 #define REG_TRANSMITPTR (dev->base_addr + 0x60)
117 #define REG_DMAADDR (dev->base_addr + 0x70)
/linux-2.4.37.9/drivers/net/hamradio/
Dbaycom_ser_fdx.c183 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
184 outb(divisor, DLL(dev->base_addr)); in ser12_set_divisor()
185 outb(divisor >> 8, DLM(dev->base_addr)); in ser12_set_divisor()
186 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
192 outb(0x00, THR(dev->base_addr)); in ser12_set_divisor()
293 if ((iir = inb(IIR(dev->base_addr))) & 1) in ser12_interrupt()
297 msr = inb(MSR(dev->base_addr)); in ser12_interrupt()
304 inb(LSR(dev->base_addr)); in ser12_interrupt()
308 inb(RBR(dev->base_addr)); in ser12_interrupt()
317 outb(0x00, THR(dev->base_addr)); in ser12_interrupt()
[all …]
Dbaycom_ser_hdx.c172 outb(0x81, LCR(dev->base_addr)); /* DLAB = 1 */ in ser12_set_divisor()
173 outb(divisor, DLL(dev->base_addr)); in ser12_set_divisor()
174 outb(0, DLM(dev->base_addr)); in ser12_set_divisor()
175 outb(0x01, LCR(dev->base_addr)); /* word length = 6 */ in ser12_set_divisor()
181 outb(0x00, THR(dev->base_addr)); in ser12_set_divisor()
207 outb(0x0e | (!!bc->modem.ser12.tx_bit), MCR(dev->base_addr)); in ser12_tx()
223 cur_s = inb(MSR(dev->base_addr)) & 0x10; /* the CTS line */ in ser12_rx()
353 outb(0x0d, MCR(dev->base_addr)); /* transmitter off */ in ser12_rx()
360 hdlcdrv_setdcd(&bc->hdrv, !((inb(MSR(dev->base_addr)) ^ bc->opt_dcd) & 0x80)); in ser12_rx()
385 if ((iir = inb(IIR(dev->base_addr))) & 1) in ser12_interrupt()
[all …]
/linux-2.4.37.9/arch/parisc/kernel/
Dlba_pci.c329 error_config = READ_REG32(d->hba.base_addr + LBA_ERROR_CONFIG); \
332 status_control = READ_REG32(d->hba.base_addr + LBA_STAT_CTL); \
339 arb_mask = READ_REG32(d->hba.base_addr + LBA_ARB_MASK); \
345 WRITE_REG32(0x1, d->hba.base_addr + LBA_ARB_MASK); \
352 WRITE_REG32(error_config | LBA_SMART_MODE, d->hba.base_addr + LBA_ERROR_CONFIG); \
361 WRITE_REG32(tok | PCI_VENDOR_ID, (d)->hba.base_addr + LBA_PCI_CFG_ADDR);\
366 lba_t32 = READ_REG32((d)->hba.base_addr + LBA_PCI_CFG_ADDR); \
371 WRITE_REG32(~0, (d)->hba.base_addr + LBA_PCI_CFG_DATA); \
376 lba_t32 = READ_REG32((d)->hba.base_addr + LBA_PCI_CFG_ADDR); \
431 WRITE_REG32(((addr) & ~3), (d)->hba.base_addr + LBA_PCI_CFG_ADDR)
[all …]
/linux-2.4.37.9/drivers/net/arcnet/
Dcom90io.c93 int ioaddr = dev->base_addr; in get_buffer_byte()
104 int ioaddr = dev->base_addr; in put_buffer_byte()
117 int ioaddr = dev->base_addr; in get_whole_buffer()
132 int ioaddr = dev->base_addr; in put_whole_buffer()
151 int ioaddr = dev->base_addr, status; in com90io_probe()
236 int ioaddr = dev->base_addr; in com90io_found()
244 if (!request_region(dev->base_addr, ARCNET_TOTAL_SIZE, "arcnet (COM90xx-IO)")) { in com90io_found()
253 release_region(dev->base_addr, ARCNET_TOTAL_SIZE); in com90io_found()
282 dev->dev_addr[0], dev->base_addr, dev->irq); in com90io_found()
299 short ioaddr = dev->base_addr; in com90io_reset()
[all …]
/linux-2.4.37.9/drivers/net/hamradio/soundmodem/
Dsm_sbc.c118 outb(1, DSP_RESET(dev->base_addr)); in reset_dsp()
120 outb(0, DSP_RESET(dev->base_addr)); in reset_dsp()
122 if (inb(DSP_DATA_AVAIL(dev->base_addr)) & 0x80) in reset_dsp()
123 if (inb(DSP_READ_DATA(dev->base_addr)) == 0xaa) in reset_dsp()
135 if (!(inb(DSP_WRITE_STATUS(dev->base_addr)) & 0x80)) { in write_dsp()
136 outb(data, DSP_WRITE_DATA(dev->base_addr)); in write_dsp()
150 if (inb(DSP_DATA_AVAIL(dev->base_addr)) & 0x80) { in read_dsp()
151 *data = inb(DSP_READ_DATA(dev->base_addr)); in read_dsp()
223 outb(0x80, DSP_MIXER_ADDR(dev->base_addr)); in config_resources()
224 outb(irqreg, DSP_MIXER_DATA(dev->base_addr)); in config_resources()
[all …]
/linux-2.4.37.9/arch/alpha/kernel/
Dsmc37c669.c1307 SMC37c669_SERIAL_BASE_ADDRESS_REGISTER base_addr; in SMC37c669_enable_device() local
1324 base_addr.as_uchar = 0; in SMC37c669_enable_device()
1325 base_addr.by_field.addr9_3 = local_config[ func ].port1 >> 3; in SMC37c669_enable_device()
1329 base_addr.as_uchar in SMC37c669_enable_device()
1336 SMC37c669_SERIAL_BASE_ADDRESS_REGISTER base_addr; in SMC37c669_enable_device() local
1353 base_addr.as_uchar = 0; in SMC37c669_enable_device()
1354 base_addr.by_field.addr9_3 = local_config[ func ].port1 >> 3; in SMC37c669_enable_device()
1358 base_addr.as_uchar in SMC37c669_enable_device()
1365 SMC37c669_PARALLEL_BASE_ADDRESS_REGISTER base_addr; in SMC37c669_enable_device() local
1401 base_addr.as_uchar = 0; in SMC37c669_enable_device()
[all …]

12345678910>>...12