Home
last modified time | relevance | path

Searched refs:SR (Results 1 – 25 of 157) sorted by relevance

1234567

/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dce/
Ddce_hwseq.h45 SR(DC_MEM_GLOBAL_PWR_REQ_CNTL)
106 SR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \
107 SR(DCFEV_CLOCK_CONTROL), \
116 SR(BLNDV_CONTROL),\
157 SR(DCHUB_FB_LOCATION),\
158 SR(DCHUB_AGP_BASE),\
159 SR(DCHUB_AGP_BOT),\
160 SR(DCHUB_AGP_TOP)
172 SR(REFCLK_CNTL), \
173 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
[all …]
Ddce_dmcu.h33 SR(DMCU_CTRL), \
34 SR(DMCU_STATUS), \
35 SR(DMCU_RAM_ACCESS_CTRL), \
36 SR(DMCU_IRAM_WR_CTRL), \
37 SR(DMCU_IRAM_WR_DATA), \
38 SR(MASTER_COMM_DATA_REG1), \
39 SR(MASTER_COMM_DATA_REG2), \
40 SR(MASTER_COMM_DATA_REG3), \
41 SR(MASTER_COMM_CMD_REG), \
42 SR(MASTER_COMM_CNTL_REG), \
[all …]
Ddce_abm.h33 SR(MASTER_COMM_CNTL_REG), \
34 SR(MASTER_COMM_CMD_REG), \
35 SR(MASTER_COMM_DATA_REG1)
39 SR(DC_ABM1_HG_SAMPLE_RATE), \
40 SR(DC_ABM1_LS_SAMPLE_RATE), \
41 SR(BL1_PWM_BL_UPDATE_SAMPLE_RATE), \
42 SR(DC_ABM1_HG_MISC_CTRL), \
43 SR(DC_ABM1_IPCSC_COEFF_SEL), \
44 SR(BL1_PWM_CURRENT_ABM_LEVEL), \
45 SR(BL1_PWM_TARGET_ABM_LEVEL), \
[all …]
Ddce_panel_cntl.h39 SR(BL_PWM_CNTL), \
40 SR(BL_PWM_CNTL2), \
41 SR(BL_PWM_PERIOD_CNTL), \
42 SR(BL_PWM_GRP1_REG_LOCK), \
43 SR(BIOS_SCRATCH_2)
53 SR(BL_PWM_CNTL), \
54 SR(BL_PWM_CNTL2), \
55 SR(BL_PWM_PERIOD_CNTL), \
56 SR(BL_PWM_GRP1_REG_LOCK), \
Ddce_audio.h33 SR(AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS),\
34 SR(AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES),\
35 SR(AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES),\
36 SR(DCCG_AUDIO_DTO_SOURCE),\
37 SR(DCCG_AUDIO_DTO0_MODULE),\
38 SR(DCCG_AUDIO_DTO0_PHASE),\
39 SR(DCCG_AUDIO_DTO1_MODULE),\
40 SR(DCCG_AUDIO_DTO1_PHASE)
Ddce_link_encoder.h48 SR(DMCU_RAM_ACCESS_CTRL), \
49 SR(DMCU_IRAM_RD_CTRL), \
50 SR(DMCU_IRAM_RD_DATA), \
51 SR(DMCU_INTERRUPT_TO_UC_EN_MASK), \
77 SR(DCI_MEM_PWR_STATUS)
82 SR(DMCU_RAM_ACCESS_CTRL), \
83 SR(DMCU_IRAM_RD_CTRL), \
84 SR(DMCU_IRAM_RD_DATA), \
85 SR(DMCU_INTERRUPT_TO_UC_EN_MASK), \
115 SR(DCI_MEM_PWR_STATUS)
[all …]
Ddce_i2c_hw.h88 SR(DC_I2C_ARBITRATION),\
89 SR(DC_I2C_CONTROL),\
90 SR(DC_I2C_SW_STATUS),\
91 SR(DC_I2C_TRANSACTION0),\
92 SR(DC_I2C_TRANSACTION1),\
93 SR(DC_I2C_TRANSACTION2),\
94 SR(DC_I2C_TRANSACTION3),\
95 SR(DC_I2C_DATA),\
96 SR(MICROSECOND_TIME_BASE_DIV)
100 SR(DIO_MEM_PWR_CTRL),\
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_hubbub.h32 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A),\
33 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B),\
34 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C),\
35 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D),\
36 SR(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL),\
37 SR(DCHUBBUB_ARB_DRAM_STATE_CNTL),\
38 SR(DCHUBBUB_ARB_SAT_LEVEL),\
39 SR(DCHUBBUB_ARB_DF_REQ_OUTSTAND),\
40 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
41 SR(DCHUBBUB_SOFT_RESET),\
[all …]
Ddcn32_dccg.h36 SR(DPPCLK_DTO_CTRL),\
42 SR(PHYASYMCLK_CLOCK_CNTL),\
43 SR(PHYBSYMCLK_CLOCK_CNTL),\
44 SR(PHYCSYMCLK_CLOCK_CNTL),\
45 SR(PHYDSYMCLK_CLOCK_CNTL),\
46 SR(PHYESYMCLK_CLOCK_CNTL),\
47 SR(DPSTREAMCLK_CNTL),\
48 SR(HDMISTREAMCLK_CNTL),\
49 SR(SYMCLK32_SE_CNTL),\
50 SR(SYMCLK32_LE_CNTL),\
[all …]
Ddcn32_resource.h784 SRII(DENORM_CLAMP_B_CB, MPC_OUT, inst), SR(MPC_OUT_CSC_COEF_FORMAT) \
1209 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A), \
1210 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B), \
1211 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C), \
1212 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D), \
1213 SR(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL), \
1214 SR(DCHUBBUB_ARB_DRAM_STATE_CNTL), SR(DCHUBBUB_ARB_SAT_LEVEL), \
1215 SR(DCHUBBUB_ARB_DF_REQ_OUTSTAND), SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
1216 SR(DCHUBBUB_SOFT_RESET), SR(DCHUBBUB_CRC_CTRL), \
1217 SR(DCN_VM_FB_LOCATION_BASE), SR(DCN_VM_FB_LOCATION_TOP), \
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dwb.h46 SR(DWB_ENABLE_CLK_CTRL),\
47 SR(DWB_MEM_PWR_CTRL),\
48 SR(FC_MODE_CTRL),\
49 SR(FC_FLOW_CTRL),\
50 SR(FC_WINDOW_START),\
51 SR(FC_WINDOW_SIZE),\
52 SR(FC_SOURCE_SIZE),\
53 SR(DWB_UPDATE_CTRL),\
54 SR(DWB_CRC_CTRL),\
55 SR(DWB_CRC_MASK_R_G),\
[all …]
Ddcn30_hubbub.h40 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A),\
41 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B),\
42 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C),\
43 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D),\
44 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A),\
45 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B),\
46 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C),\
47 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D),\
48 SR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A),\
49 SR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B),\
[all …]
Ddcn30_dccg.h34 SR(PHYASYMCLK_CLOCK_CNTL),\
35 SR(PHYBSYMCLK_CLOCK_CNTL),\
36 SR(PHYCSYMCLK_CLOCK_CNTL)
45 SR(PHYASYMCLK_CLOCK_CNTL),\
46 SR(PHYBSYMCLK_CLOCK_CNTL),\
47 SR(PHYCSYMCLK_CLOCK_CNTL)
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_hubbub.h33 SR(DCHVM_CTRL0),\
34 SR(DCHVM_MEM_CTRL),\
35 SR(DCHVM_CLK_CTRL),\
36 SR(DCHVM_RIOMMU_CTRL0),\
37 SR(DCHVM_RIOMMU_STAT0),\
38 SR(DCHUBBUB_DET0_CTRL),\
39 SR(DCHUBBUB_DET1_CTRL),\
40 SR(DCHUBBUB_DET2_CTRL),\
41 SR(DCHUBBUB_DET3_CTRL),\
42 SR(DCHUBBUB_COMPBUF_CTRL),\
[all …]
Ddcn31_dccg.h32 SR(DPPCLK_DTO_CTRL),\
37 SR(PHYASYMCLK_CLOCK_CNTL),\
38 SR(PHYBSYMCLK_CLOCK_CNTL),\
39 SR(PHYCSYMCLK_CLOCK_CNTL),\
40 SR(PHYDSYMCLK_CLOCK_CNTL),\
41 SR(PHYESYMCLK_CLOCK_CNTL),\
42 SR(DPSTREAMCLK_CNTL),\
43 SR(SYMCLK32_SE_CNTL),\
44 SR(SYMCLK32_LE_CNTL),\
57 SR(DCCG_AUDIO_DTBCLK_DTO_MODULO),\
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hubbub.h36 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A),\
37 SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A),\
38 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B),\
39 SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B),\
40 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C),\
41 SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C),\
42 SR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D),\
43 SR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D),\
44 SR(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL),\
45 SR(DCHUBBUB_ARB_DRAM_STATE_CNTL),\
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hubbub.h31 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A),\
32 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B),\
33 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C),\
34 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D),\
35 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A),\
36 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B),\
37 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C),\
38 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D),\
39 SR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A),\
40 SR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B),\
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_dccg.h37 SR(DPPCLK_DTO_CTRL),\
43 SR(PHYASYMCLK_CLOCK_CNTL),\
44 SR(PHYBSYMCLK_CLOCK_CNTL),\
45 SR(PHYCSYMCLK_CLOCK_CNTL),\
46 SR(PHYDSYMCLK_CLOCK_CNTL),\
47 SR(PHYESYMCLK_CLOCK_CNTL),\
48 SR(DPSTREAMCLK_CNTL),\
49 SR(HDMISTREAMCLK_CNTL),\
50 SR(SYMCLK32_SE_CNTL),\
51 SR(SYMCLK32_LE_CNTL),\
[all …]
Ddcn314_resource.c159 #define SR(reg_name)\ macro
697 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
698 SR(DCHUBBUB_ARB_HOSTVM_CNTL), \
699 SR(DIO_MEM_PWR_CTRL), \
700 SR(ODM_MEM_PWR_CTRL3), \
701 SR(DMU_MEM_PWR_CNTL), \
702 SR(MMHUBBUB_MEM_PWR_CNTL), \
703 SR(DCCG_GATE_DISABLE_CNTL), \
704 SR(DCCG_GATE_DISABLE_CNTL2), \
705 SR(DCFCLK_CNTL),\
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubbub.h37 SR(DCHUBBUB_CRC_CTRL), \
38 SR(DCN_VM_FB_LOCATION_BASE),\
39 SR(DCN_VM_FB_LOCATION_TOP),\
40 SR(DCN_VM_FB_OFFSET),\
41 SR(DCN_VM_AGP_BOT),\
42 SR(DCN_VM_AGP_TOP),\
43 SR(DCN_VM_AGP_BASE),\
44 SR(DCN_VM_FAULT_ADDR_MSB), \
45 SR(DCN_VM_FAULT_ADDR_LSB), \
46 SR(DCN_VM_FAULT_CNTL), \
[all …]
/linux-6.1.9/Documentation/translations/zh_CN/PCI/
Dpci-iov-howto.rst28 什么是SR-IOV
31 单根I/O虚拟化（SR-IOV）是一种PCI Express扩展功能，它使一个物理设备显示为多个
42 我怎样才能启用SR-IOV功能
45 有多种方法可用于SR-IOV的启用。在第一种方法中，设备驱动（PF驱动）将通过SR-IOV
46 核心提供的API控制功能的启用和禁用。如果硬件具有SR-IOV能力，加载其PF驱动器将启
63 SR-IOV API
66 用来开启SR-IOV功能:
79 用来关闭SR-IOV功能:
90 要想通过主机上的兼容驱动启用自动探测VF，在启用SR-IOV功能之前运行下面的命令。这
97 要禁止主机上的兼容驱动自动探测VF，请在启用SR-IOV功能之前运行以下命令。更新这个
[all …]
/linux-6.1.9/Documentation/networking/
Dseg6-sysctl.rst12 Accept or drop SR-enabled IPv6 packets on this interface.
20 Define HMAC policy for ingress SR-enabled packets on this interface.
23 * 0 - Accept SR packets without HMAC, validate SR packets with HMAC
24 * 1 - Drop SR packets without HMAC, validate SR packets with HMAC
30 IPv6 header in case of SR T.encaps
/linux-6.1.9/Documentation/PCI/
Dpci-iov-howto.rst15 What is SR-IOV
18 Single Root I/O Virtualization (SR-IOV) is a PCI Express Extended
34 How can I enable SR-IOV capability
37 Multiple methods are available for SR-IOV enablement.
39 enabling and disabling of the capability via API provided by SR-IOV core.
40 If the hardware has SR-IOV capability, loading its PF driver would
63 SR-IOV API
66 To enable SR-IOV capability:
79 To disable SR-IOV capability:
91 command below before enabling SR-IOV capabilities. This is the
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn315/
Ddcn315_resource.c160 #define SR(reg_name)\ macro
673 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
674 SR(DCHUBBUB_ARB_HOSTVM_CNTL), \
675 SR(DIO_MEM_PWR_CTRL), \
676 SR(ODM_MEM_PWR_CTRL3), \
677 SR(DMU_MEM_PWR_CNTL), \
678 SR(MMHUBBUB_MEM_PWR_CNTL), \
679 SR(DCCG_GATE_DISABLE_CNTL), \
680 SR(DCCG_GATE_DISABLE_CNTL2), \
681 SR(DCFCLK_CNTL),\
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn316/
Ddcn316_resource.c151 #define SR(reg_name)\ macro
673 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
674 SR(DCHUBBUB_ARB_HOSTVM_CNTL), \
675 SR(DIO_MEM_PWR_CTRL), \
676 SR(ODM_MEM_PWR_CTRL3), \
677 SR(DMU_MEM_PWR_CNTL), \
678 SR(MMHUBBUB_MEM_PWR_CNTL), \
679 SR(DCCG_GATE_DISABLE_CNTL), \
680 SR(DCCG_GATE_DISABLE_CNTL2), \
681 SR(DCFCLK_CNTL),\
[all …]

1234567