Home
last modified time | relevance | path

Searched refs:ld (Results 1 – 25 of 349) sorted by relevance

12345678910>>...14

/glibc-2.36/sysdeps/powerpc/powerpc64/power6/
Dmemcpy.S144 ld 6,0(4)
145 ld 7,8(4)
150 ld 6,16(4)
151 ld 7,24(4)
154 ld 6,0+32(4)
155 ld 7,8+32(4)
160 ld 6,16+32(11)
161 ld 7,24+32(11)
167 ld 6,0(4)
168 ld 7,8(4)
[all …]
/glibc-2.36/sysdeps/ieee754/ldbl-128ibm/
Dtest-fmodrem-ldbl-128ibm.c31 long double ld; member
64 result |= TEST_FUNC (p1.ld, p1.ld, 0.0L); in do_test()
65 result |= TEST_FUNC (p1.ld, p2.ld, 0.0L); in do_test()
66 result |= TEST_FUNC (p1.ld, m1.ld, 0.0L); in do_test()
67 result |= TEST_FUNC (p1.ld, m2.ld, 0.0L); in do_test()
68 result |= TEST_FUNC (p2.ld, p1.ld, 0.0L); in do_test()
69 result |= TEST_FUNC (p2.ld, p2.ld, 0.0L); in do_test()
70 result |= TEST_FUNC (p2.ld, m1.ld, 0.0L); in do_test()
71 result |= TEST_FUNC (p2.ld, m2.ld, 0.0L); in do_test()
72 result |= TEST_FUNC (m1.ld, p1.ld, -0.0L); in do_test()
[all …]
/glibc-2.36/sysdeps/unix/sysv/linux/powerpc/powerpc64/
Dsetcontext.S59 ld r5,RTLD_GLOBAL_RO_DL_HWCAP_OFFSET(r5)
61 ld r5,0(r5) /* Load extern _dl_hwcap. */
130 ld r0,(SIGCONTEXT_GP_REGS+(PT_LNK*8))(r31)
131 ld r1,(SIGCONTEXT_GP_REGS+(PT_R1*8))(r31)
133 ld r2,(SIGCONTEXT_GP_REGS+(PT_R2*8))(r31)
134 ld r0,(SIGCONTEXT_GP_REGS+(PT_XER*8))(r31)
135 ld r3,(SIGCONTEXT_GP_REGS+(PT_R3*8))(r31)
137 ld r4,(SIGCONTEXT_GP_REGS+(PT_R4*8))(r31)
138 ld r0,(SIGCONTEXT_GP_REGS+(PT_CCR*8))(r31)
139 ld r5,(SIGCONTEXT_GP_REGS+(PT_R5*8))(r31)
[all …]
Dswapcontext.S152 ld r8,.LC__dl_hwcap@toc(r2)
155 ld r8,RTLD_GLOBAL_RO_DL_HWCAP_OFFSET(r8)
157 ld r8,0(r8) /* Load extern _dl_hwcap. */
222 ld r0,(SIGCONTEXT_GP_REGS+(PT_LNK*8))(r31)
223 ld r1,(SIGCONTEXT_GP_REGS+(PT_R1*8))(r31)
225 ld r2,(SIGCONTEXT_GP_REGS+(PT_R2*8))(r31)
226 ld r0,(SIGCONTEXT_GP_REGS+(PT_XER*8))(r31)
227 ld r3,(SIGCONTEXT_GP_REGS+(PT_R3*8))(r31)
229 ld r4,(SIGCONTEXT_GP_REGS+(PT_R4*8))(r31)
230 ld r0,(SIGCONTEXT_GP_REGS+(PT_CCR*8))(r31)
[all …]
/glibc-2.36/sysdeps/mach/hurd/i386/
Dlocalplt.data12 ld.so: _dl_signal_error + REL R_386_GLOB_DAT
13 ld.so: _dl_catch_error + REL R_386_GLOB_DAT
14 ld.so: _dl_signal_exception + REL R_386_GLOB_DAT
15 ld.so: _dl_catch_exception + REL R_386_GLOB_DAT
18 ld.so: __open ?
19 ld.so: __open64 ?
20 ld.so: __open_nocancel
21 ld.so: __close ?
22 ld.so: __close_nocancel
23 ld.so: __read ?
[all …]
/glibc-2.36/sysdeps/powerpc/powerpc64/a2/
Dmemcpy.S231 ld r9,0x08(r4)
232 ld r7,0x10(r4)
255 ld r9, 0x08(r4)
257 ld r7, 0x10(r4)
258 ld r8, 0x18(r4)
259 ld r0, 0x20(r4)
264 ld r9, 0x28(r4)
265 ld r7, 0x30(r4)
266 ld r8, 0x38(r4)
267 ld r0, 0x40(r4)
[all …]
/glibc-2.36/sysdeps/powerpc/powerpc64/power4/
Dmemcmp.S99 ld rWORD1, 0(rSTR1)
100 ld rWORD2, 0(rSTR2)
124 ld rWORD1, 8(rSTR1)
125 ld rWORD2, 8(rSTR2)
143 ld rWORD7, 8(rSTR1)
144 ld rWORD8, 8(rSTR2)
193 ld rWORD5, 0(rSTR1)
194 ld rWORD6, 0(rSTR2)
204 ld rWORD1, 8(rSTR1)
205 ld rWORD2, 8(rSTR2)
[all …]
Dmemcpy.S110 ld 6,0(12)
111 ld 7,8(12)
118 ld 0,16(12)
129 ld 6,0(12)
136 ld 6,0(11)
137 ld 7,8(11)
138 ld 8,16(11)
139 ld 0,24(11)
174 ld 31,-8(1)
175 ld 3,-16(1)
[all …]
/glibc-2.36/sysdeps/powerpc/powerpc64/
Daddmul_1.S63 L(b11): ld r9, 0(UP)
64 ld r28, 0(RP)
70 ld r9, 8(UP)
71 ld r27, 16(UP)
79 L(b00): ld r9, 0(UP)
80 ld r27, 8(UP)
81 ld r28, 0(RP)
82 ld r29, 8(RP)
94 ld r9, 16(UP)
95 ld r27, 24(UP)
[all …]
D__longjmp-common.S51 ld r5,.LC__dl_hwcap@toc@l(r5)
54 ld r5,RTLD_GLOBAL_RO_DL_HWCAP_OFFSET(r5)
57 ld r5,0(r5)
116 ld r22,(JB_GPR1*8)(r3)
118 ld r1,(JB_GPR1*8)(r3)
131 ld r2,(JB_GPR2*8)(r3)
132 ld r0,(JB_LR*8)(r3)
133 ld r14,((JB_GPRS+0)*8)(r3)
135 ld r15,((JB_GPRS+1)*8)(r3)
137 ld r16,((JB_GPRS+2)*8)(r3)
[all …]
Dmemcpy.S109 ld 6,0(12)
110 ld 7,8(12)
117 ld 0,16(12)
128 ld 6,0(12)
135 ld 6,0(11)
136 ld 7,8(11)
137 ld 8,16(11)
138 ld 0,24(11)
173 ld 31,-8(1)
174 ld 3,-16(1)
[all …]
Ddl-trampoline.S61 ld r0,FRAME_SIZE+FRAME_LR_SAVE(r1)
62 ld r10,INT_PARMS+56(r1)
63 ld r9,INT_PARMS+48(r1)
64 ld r8,INT_PARMS+40(r1)
65 ld r7,INT_PARMS+32(r1)
67 ld r6,INT_PARMS+24(r1)
68 ld r5,INT_PARMS+16(r1)
69 ld r4,INT_PARMS+8(r1)
72 ld r3,INT_PARMS+0(r1)
75 ld r2,FRAME_SIZE+FRAME_TOC_SAVE(r1)
[all …]
Dlshift.S45 ld r10, -8(UP)
52 ld r11, -16(UP)
58 ld U1, -24(UP)
70 L(gt3): ld U0, -8(UP)
74 ld U1, -16(UP)
88 L(gt2): ld U0, -24(UP)
91 ld U1, -32(UP)
95 ld U0, -40(UP)
101 L(b00): ld U1, -16(UP)
104 ld U0, -24(UP)
[all …]
/glibc-2.36/sysdeps/unix/sysv/linux/s390/s390-32/
Dsetcontext.S44 ld %f0,SC_FPRS(%r1)
45 ld %f1,SC_FPRS+8(%r1)
46 ld %f2,SC_FPRS+16(%r1)
47 ld %f3,SC_FPRS+24(%r1)
48 ld %f4,SC_FPRS+32(%r1)
49 ld %f5,SC_FPRS+40(%r1)
50 ld %f6,SC_FPRS+48(%r1)
51 ld %f7,SC_FPRS+56(%r1)
52 ld %f8,SC_FPRS+64(%r1)
53 ld %f9,SC_FPRS+72(%r1)
[all …]
Dswapcontext.S81 ld %f0,SC_FPRS(%r5)
82 ld %f1,SC_FPRS+8(%r5)
83 ld %f2,SC_FPRS+16(%r5)
84 ld %f3,SC_FPRS+24(%r5)
85 ld %f4,SC_FPRS+32(%r5)
86 ld %f5,SC_FPRS+40(%r5)
87 ld %f6,SC_FPRS+48(%r5)
88 ld %f7,SC_FPRS+56(%r5)
89 ld %f8,SC_FPRS+64(%r5)
90 ld %f9,SC_FPRS+72(%r5)
[all …]
/glibc-2.36/sysdeps/unix/sysv/linux/s390/s390-64/
Dsetcontext.S44 ld %f0,SC_FPRS(%r1)
45 ld %f1,SC_FPRS+8(%r1)
46 ld %f2,SC_FPRS+16(%r1)
47 ld %f3,SC_FPRS+24(%r1)
48 ld %f4,SC_FPRS+32(%r1)
49 ld %f5,SC_FPRS+40(%r1)
50 ld %f6,SC_FPRS+48(%r1)
51 ld %f7,SC_FPRS+56(%r1)
52 ld %f8,SC_FPRS+64(%r1)
53 ld %f9,SC_FPRS+72(%r1)
[all …]
Dswapcontext.S81 ld %f0,SC_FPRS(%r5)
82 ld %f1,SC_FPRS+8(%r5)
83 ld %f2,SC_FPRS+16(%r5)
84 ld %f3,SC_FPRS+24(%r5)
85 ld %f4,SC_FPRS+32(%r5)
86 ld %f5,SC_FPRS+40(%r5)
87 ld %f6,SC_FPRS+48(%r5)
88 ld %f7,SC_FPRS+56(%r5)
89 ld %f8,SC_FPRS+64(%r5)
90 ld %f9,SC_FPRS+72(%r5)
[all …]
/glibc-2.36/sysdeps/powerpc/powerpc64/power7/
Dmemcmp.S226 ld rWORD8, rWORD8SAVE(r1)
227 ld rWORD7, rWORD7SAVE(r1)
234 ld rOFF8, rOFF8SAVE(r1)
235 ld rOFF16, rOFF16SAVE(r1)
236 ld rOFF24, rOFF24SAVE(r1)
237 ld rOFF32, rOFF32SAVE(r1)
276 ld rOFF8, rOFF8SAVE(r1)
277 ld rOFF16, rOFF16SAVE(r1)
278 ld rOFF24, rOFF24SAVE(r1)
279 ld rOFF32, rOFF32SAVE(r1)
[all …]
Dmempcpy.S92 ld 6,0(12)
93 ld 7,8(12)
100 ld 0,16(12)
112 ld 6,0(12)
120 ld 6,0(11)
121 ld 7,8(11)
122 ld 8,16(11)
123 ld 0,24(11)
165 ld 31,-8(1)
166 ld 3,-16(1)
[all …]
/glibc-2.36/sysdeps/unix/sysv/linux/sparc/sparc32/
Dsetcontext.S53 ld [%i0 + UC_MCONTEXT + MC_FPREGS + FPU_FSR], %fsr
71 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_Y], %g1
76 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_G2], %g2
77 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_G3], %g3
78 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_G4], %g4
79 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_G5], %g5
80 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_G6], %g6
81 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_G7], %g7
82 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_O1], %i1
83 ld [%i0 + UC_MCONTEXT + MC_GREGS + GREG_O2], %i2
[all …]
/glibc-2.36/sysdeps/sparc/sparc32/
Dsub_n.S41 ld [S1_PTR],%g4
43 ld [S2_PTR],%g2
55 ld [S1_PTR+0],%g4
57 ld [S1_PTR+4],%g1
64 ld [S1_PTR+8],%g4
66 ld [S1_PTR+12],%g1
70 ld [S1_PTR+16],%g4
72 ld [S1_PTR+20],%g1
76 ld [S1_PTR+24],%g4
78 ld [S1_PTR+28],%g1
[all …]
/glibc-2.36/po/
Dia.po1391 msgid "illegal input sequence at position %ld"
1392 msgstr "sequentia de entrata non permittite al position %ld"
1611 #: locale/programs/charmap.c:614 locale/programs/ld-address.c:523
1612 #: locale/programs/ld-collate.c:2642 locale/programs/ld-collate.c:3806
1613 #: locale/programs/ld-ctype.c:2117 locale/programs/ld-ctype.c:2829
1614 #: locale/programs/ld-identification.c:396 locale/programs/ld-measurement.c:212
1615 #: locale/programs/ld-messages.c:294 locale/programs/ld-monetary.c:747
1616 #: locale/programs/ld-name.c:261 locale/programs/ld-numeric.c:324
1617 #: locale/programs/ld-paper.c:211 locale/programs/ld-telephone.c:275
1618 #: locale/programs/ld-time.c:958 locale/programs/repertoire.c:311
[all …]
/glibc-2.36/sysdeps/mips/mips64/
Dadd_n.S43 ld $10,0($5)
44 ld $11,0($6)
54 ld $12,8($5)
56 ld $13,8($6)
75 ld $12,8($5)
77 ld $13,8($6)
84 ld $10,16($5)
86 ld $11,16($6)
93 ld $12,24($5)
95 ld $13,24($6)
[all …]
Dsub_n.S43 ld $10,0($5)
44 ld $11,0($6)
54 ld $12,8($5)
56 ld $13,8($6)
75 ld $12,8($5)
77 ld $13,8($6)
84 ld $10,16($5)
86 ld $11,16($6)
93 ld $12,24($5)
95 ld $13,24($6)
[all …]
/glibc-2.36/sysdeps/powerpc/powerpc64/cell/
Dmemcpy.S126 ld r9,0x08(r4)
148 ld r9, 0x08(r4)
150 ld r7, 0x10(r4) /* 4 register stride copy is optimal */
151 ld r8, 0x18(r4) /* to hide 1st level cache latency. */
152 ld r0, 0x20(r4)
157 ld r9, 0x28(r4)
158 ld r7, 0x30(r4)
159 ld r8, 0x38(r4)
160 ld r0, 0x40(r4)
165 ld r9, 0x48(r4)
[all …]

12345678910>>...14