Home
last modified time | relevance | path

Searched refs:simd (Results 1 – 14 of 14) sorted by relevance

/linux-6.1.9/crypto/
Dsimd.c237 struct simd_skcipher_alg *simd; in simd_register_skciphers_compat() local
249 simd = simd_skcipher_create_compat(algname, drvname, basename); in simd_register_skciphers_compat()
250 err = PTR_ERR(simd); in simd_register_skciphers_compat()
251 if (IS_ERR(simd)) in simd_register_skciphers_compat()
253 simd_algs[i] = simd; in simd_register_skciphers_compat()
484 struct simd_aead_alg *simd; in simd_register_aeads_compat() local
496 simd = simd_aead_create_compat(algname, drvname, basename); in simd_register_aeads_compat()
497 err = PTR_ERR(simd); in simd_register_aeads_compat()
498 if (IS_ERR(simd)) in simd_register_aeads_compat()
500 simd_algs[i] = simd; in simd_register_aeads_compat()
DMakefile208 crypto_simd-y := simd.o
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_4_2.c422 uint32_t se, cu, simd, wave; in gfx_v9_4_2_log_wave_assignment() local
437 for (simd = 0; simd < SIMD_ID_MAX; simd++) { in gfx_v9_4_2_log_wave_assignment()
456 uint32_t se, cu, simd, wave; in gfx_v9_4_2_wait_for_waves_assigned() local
467 for (simd = 0; simd < SIMD_ID_MAX; simd++) in gfx_v9_4_2_wait_for_waves_assigned()
1825 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t ad… in wave_read_ind() argument
1829 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
1839 uint32_t i, simd, wave; in gfx_v9_4_2_log_cu_timeout_status() local
1850 simd = i / cu_info->max_waves_per_simd; in gfx_v9_4_2_log_cu_timeout_status()
1853 wave_status = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v9_4_2_log_cu_timeout_status()
1854 wave_pc_lo = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v9_4_2_log_cu_timeout_status()
[all …]
Dgfx_v6_0.c2959 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t ad… in wave_read_ind() argument
2963 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
2969 static void wave_read_regs(struct amdgpu_device *adev, uint32_t simd, in wave_read_regs() argument
2975 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
2984 static void gfx_v6_0_read_wave_data(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint3… in gfx_v6_0_read_wave_data() argument
2988 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v6_0_read_wave_data()
2989 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v6_0_read_wave_data()
2990 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v6_0_read_wave_data()
2991 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO); in gfx_v6_0_read_wave_data()
2992 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI); in gfx_v6_0_read_wave_data()
[all …]
Damdgpu_gfx.h219 void (*read_wave_data)(struct amdgpu_device *adev, uint32_t simd,
221 void (*read_wave_vgprs)(struct amdgpu_device *adev, uint32_t simd,
224 void (*read_wave_sgprs)(struct amdgpu_device *adev, uint32_t simd,
Dgfx_v7_0.c4122 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t ad… in wave_read_ind() argument
4126 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
4132 static void wave_read_regs(struct amdgpu_device *adev, uint32_t simd, in wave_read_regs() argument
4138 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
4147 static void gfx_v7_0_read_wave_data(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint3… in gfx_v7_0_read_wave_data() argument
4151 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v7_0_read_wave_data()
4152 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v7_0_read_wave_data()
4153 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v7_0_read_wave_data()
4154 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO); in gfx_v7_0_read_wave_data()
4155 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI); in gfx_v7_0_read_wave_data()
[all …]
Damdgpu_debugfs.c883 uint32_t offset, se, sh, cu, wave, simd, data[32]; in amdgpu_debugfs_wave_read() local
894 simd = (*pos & GENMASK_ULL(44, 37)) >> 37; in amdgpu_debugfs_wave_read()
914 adev->gfx.funcs->read_wave_data(adev, simd, wave, data, &x); in amdgpu_debugfs_wave_read()
975 uint32_t offset, se, sh, cu, wave, simd, thread, bank, *data; in amdgpu_debugfs_gpr_read() local
986 simd = (*pos & GENMASK_ULL(51, 44)) >> 44; in amdgpu_debugfs_gpr_read()
1008 adev->gfx.funcs->read_wave_vgprs(adev, simd, wave, thread, offset, size>>2, data); in amdgpu_debugfs_gpr_read()
1011 adev->gfx.funcs->read_wave_sgprs(adev, simd, wave, offset, size>>2, data); in amdgpu_debugfs_gpr_read()
Dgfx_v9_0.c1825 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t ad… in wave_read_ind() argument
1829 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
1835 static void wave_read_regs(struct amdgpu_device *adev, uint32_t simd, in wave_read_regs() argument
1841 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
1850 static void gfx_v9_0_read_wave_data(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint3… in gfx_v9_0_read_wave_data() argument
1854 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v9_0_read_wave_data()
1855 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v9_0_read_wave_data()
1856 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v9_0_read_wave_data()
1857 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO); in gfx_v9_0_read_wave_data()
1858 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI); in gfx_v9_0_read_wave_data()
[all …]
Dgfx_v8_0.c5219 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t ad… in wave_read_ind() argument
5223 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
5229 static void wave_read_regs(struct amdgpu_device *adev, uint32_t simd, in wave_read_regs() argument
5235 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
5244 static void gfx_v8_0_read_wave_data(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint3… in gfx_v8_0_read_wave_data() argument
5248 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v8_0_read_wave_data()
5249 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v8_0_read_wave_data()
5250 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v8_0_read_wave_data()
5251 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO); in gfx_v8_0_read_wave_data()
5252 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI); in gfx_v8_0_read_wave_data()
[all …]
Dgfx_v11_0.c786 static void gfx_v11_0_read_wave_data(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint… in gfx_v11_0_read_wave_data() argument
791 WARN_ON(simd != 0); in gfx_v11_0_read_wave_data()
812 static void gfx_v11_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t simd, in gfx_v11_0_read_wave_sgprs() argument
816 WARN_ON(simd != 0); in gfx_v11_0_read_wave_sgprs()
823 static void gfx_v11_0_read_wave_vgprs(struct amdgpu_device *adev, uint32_t simd, in gfx_v11_0_read_wave_vgprs() argument
Dgfx_v10_0.c4371 static void gfx_v10_0_read_wave_data(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint… in gfx_v10_0_read_wave_data() argument
4376 WARN_ON(simd != 0); in gfx_v10_0_read_wave_data()
4398 static void gfx_v10_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t simd, in gfx_v10_0_read_wave_sgprs() argument
4402 WARN_ON(simd != 0); in gfx_v10_0_read_wave_sgprs()
4409 static void gfx_v10_0_read_wave_vgprs(struct amdgpu_device *adev, uint32_t simd, in gfx_v10_0_read_wave_vgprs() argument
/linux-6.1.9/arch/arm/crypto/
Daes-neonbs-glue.c521 struct simd_skcipher_alg *simd; in aes_init() local
542 simd = simd_skcipher_create_compat(algname, drvname, basename); in aes_init()
543 err = PTR_ERR(simd); in aes_init()
544 if (IS_ERR(simd)) in aes_init()
547 aes_simd_algs[i] = simd; in aes_init()
Daes-ce-glue.c696 struct simd_skcipher_alg *simd; in aes_init() local
714 simd = simd_skcipher_create_compat(algname, drvname, basename); in aes_init()
715 err = PTR_ERR(simd); in aes_init()
716 if (IS_ERR(simd)) in aes_init()
719 aes_simd_algs[i] = simd; in aes_init()
/linux-6.1.9/include/asm-generic/
DKbuild53 mandatory-y += simd.h