Home
last modified time | relevance | path

Searched refs:clock_type (Results 1 – 8 of 8) sorted by relevance

/linux-2.4.37.9/include/asm-ppc/
Dtodc.h394 #define TODC_INIT(clock_type, as0, as1, data, bits) { \ argument
395 todc_info->rtc_type = clock_type; \
403 todc_info->nvram_size = clock_type ##_NVRAM_SIZE; \
404 todc_info->sw_flags = clock_type ##_SW_FLAGS; \
406 todc_info->year = clock_type ##_YEAR; \
407 todc_info->month = clock_type ##_MONTH; \
408 todc_info->day_of_month = clock_type ##_DOM; \
409 todc_info->day_of_week = clock_type ##_DOW; \
410 todc_info->hours = clock_type ##_HOURS; \
411 todc_info->minutes = clock_type ##_MINUTES; \
[all …]
/linux-2.4.37.9/include/linux/hdlc/
Dioctl.h6 unsigned int clock_type; /* internal, external, TX-internal etc. */ member
12 unsigned int clock_type; /* internal, external, TX-internal etc. */ member
/linux-2.4.37.9/drivers/net/wan/
Dc101.c126 switch(port->settings.clock_type) { in c101_set_iface()
220 if (new_line.clock_type != CLOCK_EXT && in c101_ioctl()
221 new_line.clock_type != CLOCK_TXFROMRX && in c101_ioctl()
222 new_line.clock_type != CLOCK_INT && in c101_ioctl()
223 new_line.clock_type != CLOCK_TXINT) in c101_ioctl()
323 card->settings.clock_type = CLOCK_EXT; in c101_run()
Dpci200syn.c145 switch(port->settings.clock_type) { in pci200_set_iface()
241 if (new_line.clock_type != CLOCK_EXT && in pci200_ioctl()
242 new_line.clock_type != CLOCK_TXFROMRX && in pci200_ioctl()
243 new_line.clock_type != CLOCK_INT && in pci200_ioctl()
244 new_line.clock_type != CLOCK_TXINT) in pci200_ioctl()
414 port->settings.clock_type = CLOCK_EXT; in pci200_pci_init_one()
Dn2.c179 switch(port->settings.clock_type) { in n2_set_iface()
289 if (new_line.clock_type != CLOCK_EXT && in n2_ioctl()
290 new_line.clock_type != CLOCK_TXFROMRX && in n2_ioctl()
291 new_line.clock_type != CLOCK_INT && in n2_ioctl()
292 new_line.clock_type != CLOCK_TXINT) in n2_ioctl()
458 port->settings.clock_type = CLOCK_EXT; in n2_run()
Dpc300_drv.c633 if (conf->phys_settings.clock_type == CLOCK_INT) { /* Master mode */ in falc_init_t1()
797 if (conf->phys_settings.clock_type == CLOCK_INT) { /* Master mode */ in falc_init_e1()
2672 uclong clktype = chan->conf.phys_settings.clock_type; in ch_config()
3135 chan->conf.phys_settings.clock_type = CLOCK_EXT; in cpc_init_card()
Dfarsync.c1943 switch (sync.clock_type) { in fst_set_iface()
2001 sync.clock_type = FST_RDB(card, portConfig[i].internalClock) == in fst_get_iface()
Ddscc4.c974 if (settings->loopback && (settings->clock_type != CLOCK_INT)) { in dscc4_loopback_check()