1[
2    {
3        "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.",
4        "Counter": "0,1,2,3",
5        "CounterHTOff": "0,1,2,3,4,5,6,7",
6        "EventCode": "0xe6",
7        "EventName": "BACLEARS.ANY",
8        "SampleAfterValue": "100003",
9        "UMask": "0x1f"
10    },
11    {
12        "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
13        "Counter": "0,1,2,3",
14        "CounterHTOff": "0,1,2,3,4,5,6,7",
15        "EventCode": "0xAB",
16        "EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
17        "PublicDescription": "This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. \nMM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 02 cycles.",
18        "SampleAfterValue": "2000003",
19        "UMask": "0x2"
20    },
21    {
22        "BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches",
23        "Counter": "0,1,2,3",
24        "CounterHTOff": "0,1,2,3,4,5,6,7",
25        "EventCode": "0x80",
26        "EventName": "ICACHE.HIT",
27        "PublicDescription": "This event counts the number of both cacheable and noncacheable Instruction Cache, Streaming Buffer and Victim Cache Reads including UC fetches.",
28        "SampleAfterValue": "2000003",
29        "UMask": "0x1"
30    },
31    {
32        "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
33        "Counter": "0,1,2,3",
34        "CounterHTOff": "0,1,2,3,4,5,6,7",
35        "EventCode": "0x80",
36        "EventName": "ICACHE.IFDATA_STALL",
37        "PublicDescription": "This event counts cycles during which the demand fetch waits for data (wfdM104H) from L2 or iSB (opportunistic hit).",
38        "SampleAfterValue": "2000003",
39        "UMask": "0x4"
40    },
41    {
42        "BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.",
43        "Counter": "0,1,2,3",
44        "CounterHTOff": "0,1,2,3,4,5,6,7",
45        "EventCode": "0x80",
46        "EventName": "ICACHE.MISSES",
47        "PublicDescription": "This event counts the number of instruction cache, streaming buffer and victim cache misses. Counting includes UC accesses.",
48        "SampleAfterValue": "200003",
49        "UMask": "0x2"
50    },
51    {
52        "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
53        "Counter": "0,1,2,3",
54        "CounterHTOff": "0,1,2,3,4,5,6,7",
55        "CounterMask": "4",
56        "EventCode": "0x79",
57        "EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
58        "PublicDescription": "This event counts the number of cycles 4  uops were  delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
59        "SampleAfterValue": "2000003",
60        "UMask": "0x18"
61    },
62    {
63        "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
64        "Counter": "0,1,2,3",
65        "CounterHTOff": "0,1,2,3,4,5,6,7",
66        "CounterMask": "1",
67        "EventCode": "0x79",
68        "EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
69        "PublicDescription": "This event counts the number of cycles  uops were  delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
70        "SampleAfterValue": "2000003",
71        "UMask": "0x18"
72    },
73    {
74        "BriefDescription": "Cycles MITE is delivering 4 Uops",
75        "Counter": "0,1,2,3",
76        "CounterHTOff": "0,1,2,3,4,5,6,7",
77        "CounterMask": "4",
78        "EventCode": "0x79",
79        "EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
80        "PublicDescription": "This event counts the number of cycles 4  uops were  delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
81        "SampleAfterValue": "2000003",
82        "UMask": "0x24"
83    },
84    {
85        "BriefDescription": "Cycles MITE is delivering any Uop",
86        "Counter": "0,1,2,3",
87        "CounterHTOff": "0,1,2,3,4,5,6,7",
88        "CounterMask": "1",
89        "EventCode": "0x79",
90        "EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
91        "PublicDescription": "This event counts the number of cycles  uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
92        "SampleAfterValue": "2000003",
93        "UMask": "0x24"
94    },
95    {
96        "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
97        "Counter": "0,1,2,3",
98        "CounterHTOff": "0,1,2,3,4,5,6,7",
99        "CounterMask": "1",
100        "EventCode": "0x79",
101        "EventName": "IDQ.DSB_CYCLES",
102        "PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
103        "SampleAfterValue": "2000003",
104        "UMask": "0x8"
105    },
106    {
107        "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
108        "Counter": "0,1,2,3",
109        "CounterHTOff": "0,1,2,3,4,5,6,7",
110        "EventCode": "0x79",
111        "EventName": "IDQ.DSB_UOPS",
112        "PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
113        "SampleAfterValue": "2000003",
114        "UMask": "0x8"
115    },
116    {
117        "BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
118        "Counter": "0,1,2,3",
119        "CounterHTOff": "0,1,2,3",
120        "EventCode": "0x79",
121        "EventName": "IDQ.EMPTY",
122        "PublicDescription": "This counts the number of cycles that the instruction decoder queue is empty and can indicate that the application may be bound in the front end.  It does not determine whether there are uops being delivered to the Alloc stage since uops can be delivered by bypass skipping the Instruction Decode Queue (IDQ) when it is empty.",
123        "SampleAfterValue": "2000003",
124        "UMask": "0x2"
125    },
126    {
127        "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
128        "Counter": "0,1,2,3",
129        "CounterHTOff": "0,1,2,3,4,5,6,7",
130        "EventCode": "0x79",
131        "EventName": "IDQ.MITE_ALL_UOPS",
132        "PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
133        "SampleAfterValue": "2000003",
134        "UMask": "0x3c"
135    },
136    {
137        "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
138        "Counter": "0,1,2,3",
139        "CounterHTOff": "0,1,2,3,4,5,6,7",
140        "CounterMask": "1",
141        "EventCode": "0x79",
142        "EventName": "IDQ.MITE_CYCLES",
143        "PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ.",
144        "SampleAfterValue": "2000003",
145        "UMask": "0x4"
146    },
147    {
148        "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
149        "Counter": "0,1,2,3",
150        "CounterHTOff": "0,1,2,3,4,5,6,7",
151        "EventCode": "0x79",
152        "EventName": "IDQ.MITE_UOPS",
153        "PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
154        "SampleAfterValue": "2000003",
155        "UMask": "0x4"
156    },
157    {
158        "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
159        "Counter": "0,1,2,3",
160        "CounterHTOff": "0,1,2,3,4,5,6,7",
161        "CounterMask": "1",
162        "EventCode": "0x79",
163        "EventName": "IDQ.MS_CYCLES",
164        "PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
165        "SampleAfterValue": "2000003",
166        "UMask": "0x30"
167    },
168    {
169        "BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
170        "Counter": "0,1,2,3",
171        "CounterHTOff": "0,1,2,3,4,5,6,7",
172        "CounterMask": "1",
173        "EventCode": "0x79",
174        "EventName": "IDQ.MS_DSB_CYCLES",
175        "PublicDescription": "This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ.",
176        "SampleAfterValue": "2000003",
177        "UMask": "0x10"
178    },
179    {
180        "BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy",
181        "Counter": "0,1,2,3",
182        "CounterHTOff": "0,1,2,3,4,5,6,7",
183        "CounterMask": "1",
184        "EdgeDetect": "1",
185        "EventCode": "0x79",
186        "EventName": "IDQ.MS_DSB_OCCUR",
187        "PublicDescription": "This event counts the number of deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ.",
188        "SampleAfterValue": "2000003",
189        "UMask": "0x10"
190    },
191    {
192        "BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
193        "Counter": "0,1,2,3",
194        "CounterHTOff": "0,1,2,3,4,5,6,7",
195        "EventCode": "0x79",
196        "EventName": "IDQ.MS_DSB_UOPS",
197        "PublicDescription": "This event counts the number of uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ.",
198        "SampleAfterValue": "2000003",
199        "UMask": "0x10"
200    },
201    {
202        "BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
203        "Counter": "0,1,2,3",
204        "CounterHTOff": "0,1,2,3,4,5,6,7",
205        "EventCode": "0x79",
206        "EventName": "IDQ.MS_MITE_UOPS",
207        "PublicDescription": "This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ.",
208        "SampleAfterValue": "2000003",
209        "UMask": "0x20"
210    },
211    {
212        "BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
213        "Counter": "0,1,2,3",
214        "CounterHTOff": "0,1,2,3,4,5,6,7",
215        "CounterMask": "1",
216        "EdgeDetect": "1",
217        "EventCode": "0x79",
218        "EventName": "IDQ.MS_SWITCHES",
219        "SampleAfterValue": "2000003",
220        "UMask": "0x30"
221    },
222    {
223        "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
224        "Counter": "0,1,2,3",
225        "CounterHTOff": "0,1,2,3,4,5,6,7",
226        "EventCode": "0x79",
227        "EventName": "IDQ.MS_UOPS",
228        "PublicDescription": "This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
229        "SampleAfterValue": "2000003",
230        "UMask": "0x30"
231    },
232    {
233        "BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
234        "Counter": "0,1,2,3",
235        "CounterHTOff": "0,1,2,3",
236        "EventCode": "0x9C",
237        "EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
238        "PublicDescription": "This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding 4  x when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:\n a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;\n b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions); \n c. Instruction Decode Queue (IDQ) delivers four uops.",
239        "SampleAfterValue": "2000003",
240        "UMask": "0x1"
241    },
242    {
243        "BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
244        "Counter": "0,1,2,3",
245        "CounterHTOff": "0,1,2,3",
246        "CounterMask": "4",
247        "EventCode": "0x9C",
248        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
249        "PublicDescription": "This event counts, on the per-thread basis, cycles when no uops are delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core =4.",
250        "SampleAfterValue": "2000003",
251        "UMask": "0x1"
252    },
253    {
254        "BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
255        "Counter": "0,1,2,3",
256        "CounterHTOff": "0,1,2,3",
257        "CounterMask": "1",
258        "EventCode": "0x9C",
259        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
260        "Invert": "1",
261        "SampleAfterValue": "2000003",
262        "UMask": "0x1"
263    },
264    {
265        "BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
266        "Counter": "0,1,2,3",
267        "CounterHTOff": "0,1,2,3",
268        "CounterMask": "3",
269        "EventCode": "0x9C",
270        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
271        "PublicDescription": "This event counts, on the per-thread basis, cycles when less than 1 uop is  delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core >=3.",
272        "SampleAfterValue": "2000003",
273        "UMask": "0x1"
274    },
275    {
276        "BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
277        "Counter": "0,1,2,3",
278        "CounterHTOff": "0,1,2,3",
279        "CounterMask": "2",
280        "EventCode": "0x9C",
281        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
282        "SampleAfterValue": "2000003",
283        "UMask": "0x1"
284    },
285    {
286        "BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
287        "Counter": "0,1,2,3",
288        "CounterHTOff": "0,1,2,3",
289        "CounterMask": "1",
290        "EventCode": "0x9C",
291        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
292        "SampleAfterValue": "2000003",
293        "UMask": "0x1"
294    }
295]
296