1 /*
2 * armadillo5x0.c
3 *
4 * Copyright 2009 Alberto Panizzo <maramaopercheseimorto@gmail.com>
5 * updates in http://alberdroid.blogspot.com/
6 *
7 * Based on Atmark Techno, Inc. armadillo 500 BSP 2008
8 * Based on mx31ads.c and pcm037.c Great Work!
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
23 * MA 02110-1301, USA.
24 */
25
26 #include <linux/types.h>
27 #include <linux/init.h>
28 #include <linux/clk.h>
29 #include <linux/platform_device.h>
30 #include <linux/gpio.h>
31 #include <linux/smsc911x.h>
32 #include <linux/interrupt.h>
33 #include <linux/irq.h>
34 #include <linux/mtd/physmap.h>
35 #include <linux/io.h>
36 #include <linux/input.h>
37 #include <linux/i2c.h>
38 #include <linux/usb/otg.h>
39 #include <linux/usb/ulpi.h>
40 #include <linux/delay.h>
41 #include <linux/regulator/machine.h>
42 #include <linux/regulator/fixed.h>
43
44 #include <mach/hardware.h>
45 #include <asm/mach-types.h>
46 #include <asm/mach/arch.h>
47 #include <asm/mach/time.h>
48 #include <asm/memory.h>
49 #include <asm/mach/map.h>
50
51 #include <mach/common.h>
52 #include <mach/iomux-mx3.h>
53 #include <mach/ulpi.h>
54
55 #include "devices-imx31.h"
56 #include "crmregs-imx3.h"
57
58 static int armadillo5x0_pins[] = {
59 /* UART1 */
60 MX31_PIN_CTS1__CTS1,
61 MX31_PIN_RTS1__RTS1,
62 MX31_PIN_TXD1__TXD1,
63 MX31_PIN_RXD1__RXD1,
64 /* UART2 */
65 MX31_PIN_CTS2__CTS2,
66 MX31_PIN_RTS2__RTS2,
67 MX31_PIN_TXD2__TXD2,
68 MX31_PIN_RXD2__RXD2,
69 /* LAN9118_IRQ */
70 IOMUX_MODE(MX31_PIN_GPIO1_0, IOMUX_CONFIG_GPIO),
71 /* SDHC1 */
72 MX31_PIN_SD1_DATA3__SD1_DATA3,
73 MX31_PIN_SD1_DATA2__SD1_DATA2,
74 MX31_PIN_SD1_DATA1__SD1_DATA1,
75 MX31_PIN_SD1_DATA0__SD1_DATA0,
76 MX31_PIN_SD1_CLK__SD1_CLK,
77 MX31_PIN_SD1_CMD__SD1_CMD,
78 /* Framebuffer */
79 MX31_PIN_LD0__LD0,
80 MX31_PIN_LD1__LD1,
81 MX31_PIN_LD2__LD2,
82 MX31_PIN_LD3__LD3,
83 MX31_PIN_LD4__LD4,
84 MX31_PIN_LD5__LD5,
85 MX31_PIN_LD6__LD6,
86 MX31_PIN_LD7__LD7,
87 MX31_PIN_LD8__LD8,
88 MX31_PIN_LD9__LD9,
89 MX31_PIN_LD10__LD10,
90 MX31_PIN_LD11__LD11,
91 MX31_PIN_LD12__LD12,
92 MX31_PIN_LD13__LD13,
93 MX31_PIN_LD14__LD14,
94 MX31_PIN_LD15__LD15,
95 MX31_PIN_LD16__LD16,
96 MX31_PIN_LD17__LD17,
97 MX31_PIN_VSYNC3__VSYNC3,
98 MX31_PIN_HSYNC__HSYNC,
99 MX31_PIN_FPSHIFT__FPSHIFT,
100 MX31_PIN_DRDY0__DRDY0,
101 IOMUX_MODE(MX31_PIN_LCS1, IOMUX_CONFIG_GPIO), /*ADV7125_PSAVE*/
102 /* I2C2 */
103 MX31_PIN_CSPI2_MOSI__SCL,
104 MX31_PIN_CSPI2_MISO__SDA,
105 /* OTG */
106 MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
107 MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
108 MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
109 MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
110 MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
111 MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
112 MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
113 MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
114 MX31_PIN_USBOTG_CLK__USBOTG_CLK,
115 MX31_PIN_USBOTG_DIR__USBOTG_DIR,
116 MX31_PIN_USBOTG_NXT__USBOTG_NXT,
117 MX31_PIN_USBOTG_STP__USBOTG_STP,
118 /* USB host 2 */
119 IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC),
120 IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC),
121 IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC),
122 IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC),
123 IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC),
124 IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC),
125 IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC),
126 IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC),
127 IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC),
128 IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC),
129 IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC),
130 IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC),
131 };
132
133 /* USB */
134
135 #define OTG_RESET IOMUX_TO_GPIO(MX31_PIN_STXD4)
136 #define USBH2_RESET IOMUX_TO_GPIO(MX31_PIN_SCK6)
137 #define USBH2_CS IOMUX_TO_GPIO(MX31_PIN_GPIO1_3)
138
139 #define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
140 PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
141
usbotg_init(struct platform_device * pdev)142 static int usbotg_init(struct platform_device *pdev)
143 {
144 int err;
145
146 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG);
147 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG);
148 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG);
149 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG);
150 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG);
151 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG);
152 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG);
153 mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG);
154 mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG);
155 mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG);
156 mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG);
157 mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG);
158
159 /* Chip already enabled by hardware */
160 /* OTG phy reset*/
161 err = gpio_request(OTG_RESET, "USB-OTG-RESET");
162 if (err) {
163 pr_err("Failed to request the usb otg reset gpio\n");
164 return err;
165 }
166
167 err = gpio_direction_output(OTG_RESET, 1/*HIGH*/);
168 if (err) {
169 pr_err("Failed to reset the usb otg phy\n");
170 goto otg_free_reset;
171 }
172
173 gpio_set_value(OTG_RESET, 0/*LOW*/);
174 mdelay(5);
175 gpio_set_value(OTG_RESET, 1/*HIGH*/);
176 mdelay(10);
177
178 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED |
179 MXC_EHCI_INTERFACE_DIFF_UNI);
180
181 otg_free_reset:
182 gpio_free(OTG_RESET);
183 return err;
184 }
185
usbh2_init(struct platform_device * pdev)186 static int usbh2_init(struct platform_device *pdev)
187 {
188 int err;
189
190 mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG);
191 mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG);
192 mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG);
193 mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG);
194 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG);
195 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG);
196 mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG);
197 mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG);
198 mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG);
199 mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG);
200 mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG);
201 mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG);
202
203 mxc_iomux_set_gpr(MUX_PGP_UH2, true);
204
205
206 /* Enable the chip */
207 err = gpio_request(USBH2_CS, "USB-H2-CS");
208 if (err) {
209 pr_err("Failed to request the usb host 2 CS gpio\n");
210 return err;
211 }
212
213 err = gpio_direction_output(USBH2_CS, 0/*Enabled*/);
214 if (err) {
215 pr_err("Failed to drive the usb host 2 CS gpio\n");
216 goto h2_free_cs;
217 }
218
219 /* H2 phy reset*/
220 err = gpio_request(USBH2_RESET, "USB-H2-RESET");
221 if (err) {
222 pr_err("Failed to request the usb host 2 reset gpio\n");
223 goto h2_free_cs;
224 }
225
226 err = gpio_direction_output(USBH2_RESET, 1/*HIGH*/);
227 if (err) {
228 pr_err("Failed to reset the usb host 2 phy\n");
229 goto h2_free_reset;
230 }
231
232 gpio_set_value(USBH2_RESET, 0/*LOW*/);
233 mdelay(5);
234 gpio_set_value(USBH2_RESET, 1/*HIGH*/);
235 mdelay(10);
236
237 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED |
238 MXC_EHCI_INTERFACE_DIFF_UNI);
239
240 h2_free_reset:
241 gpio_free(USBH2_RESET);
242 h2_free_cs:
243 gpio_free(USBH2_CS);
244 return err;
245 }
246
247 static struct mxc_usbh_platform_data usbotg_pdata __initdata = {
248 .init = usbotg_init,
249 .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
250 };
251
252 static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
253 .init = usbh2_init,
254 .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
255 };
256
257 /* RTC over I2C*/
258 #define ARMADILLO5X0_RTC_GPIO IOMUX_TO_GPIO(MX31_PIN_SRXD4)
259
260 static struct i2c_board_info armadillo5x0_i2c_rtc = {
261 I2C_BOARD_INFO("s35390a", 0x30),
262 };
263
264 /* GPIO BUTTONS */
265 static struct gpio_keys_button armadillo5x0_buttons[] = {
266 {
267 .code = KEY_ENTER, /*28*/
268 .gpio = IOMUX_TO_GPIO(MX31_PIN_SCLK0),
269 .active_low = 1,
270 .desc = "menu",
271 .wakeup = 1,
272 }, {
273 .code = KEY_BACK, /*158*/
274 .gpio = IOMUX_TO_GPIO(MX31_PIN_SRST0),
275 .active_low = 1,
276 .desc = "back",
277 .wakeup = 1,
278 }
279 };
280
281 static const struct gpio_keys_platform_data
282 armadillo5x0_button_data __initconst = {
283 .buttons = armadillo5x0_buttons,
284 .nbuttons = ARRAY_SIZE(armadillo5x0_buttons),
285 };
286
287 /*
288 * NAND Flash
289 */
290 static const struct mxc_nand_platform_data
291 armadillo5x0_nand_board_info __initconst = {
292 .width = 1,
293 .hw_ecc = 1,
294 };
295
296 /*
297 * MTD NOR Flash
298 */
299 static struct mtd_partition armadillo5x0_nor_flash_partitions[] = {
300 {
301 .name = "nor.bootloader",
302 .offset = 0x00000000,
303 .size = 4*32*1024,
304 }, {
305 .name = "nor.kernel",
306 .offset = MTDPART_OFS_APPEND,
307 .size = 16*128*1024,
308 }, {
309 .name = "nor.userland",
310 .offset = MTDPART_OFS_APPEND,
311 .size = 110*128*1024,
312 }, {
313 .name = "nor.config",
314 .offset = MTDPART_OFS_APPEND,
315 .size = 1*128*1024,
316 },
317 };
318
319 static const struct physmap_flash_data
320 armadillo5x0_nor_flash_pdata __initconst = {
321 .width = 2,
322 .parts = armadillo5x0_nor_flash_partitions,
323 .nr_parts = ARRAY_SIZE(armadillo5x0_nor_flash_partitions),
324 };
325
326 static const struct resource armadillo5x0_nor_flash_resource __initconst = {
327 .flags = IORESOURCE_MEM,
328 .start = MX31_CS0_BASE_ADDR,
329 .end = MX31_CS0_BASE_ADDR + SZ_64M - 1,
330 };
331
332 /*
333 * FB support
334 */
335 static const struct fb_videomode fb_modedb[] = {
336 { /* 640x480 @ 60 Hz */
337 .name = "CRT-VGA",
338 .refresh = 60,
339 .xres = 640,
340 .yres = 480,
341 .pixclock = 39721,
342 .left_margin = 35,
343 .right_margin = 115,
344 .upper_margin = 43,
345 .lower_margin = 1,
346 .hsync_len = 10,
347 .vsync_len = 1,
348 .sync = FB_SYNC_OE_ACT_HIGH,
349 .vmode = FB_VMODE_NONINTERLACED,
350 .flag = 0,
351 }, {/* 800x600 @ 56 Hz */
352 .name = "CRT-SVGA",
353 .refresh = 56,
354 .xres = 800,
355 .yres = 600,
356 .pixclock = 30000,
357 .left_margin = 30,
358 .right_margin = 108,
359 .upper_margin = 13,
360 .lower_margin = 10,
361 .hsync_len = 10,
362 .vsync_len = 1,
363 .sync = FB_SYNC_OE_ACT_HIGH | FB_SYNC_HOR_HIGH_ACT |
364 FB_SYNC_VERT_HIGH_ACT,
365 .vmode = FB_VMODE_NONINTERLACED,
366 .flag = 0,
367 },
368 };
369
370 static const struct ipu_platform_data mx3_ipu_data __initconst = {
371 .irq_base = MXC_IPU_IRQ_START,
372 };
373
374 static struct mx3fb_platform_data mx3fb_pdata __initdata = {
375 .name = "CRT-VGA",
376 .mode = fb_modedb,
377 .num_modes = ARRAY_SIZE(fb_modedb),
378 };
379
380 /*
381 * SDHC 1
382 * MMC support
383 */
armadillo5x0_sdhc1_get_ro(struct device * dev)384 static int armadillo5x0_sdhc1_get_ro(struct device *dev)
385 {
386 return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
387 }
388
armadillo5x0_sdhc1_init(struct device * dev,irq_handler_t detect_irq,void * data)389 static int armadillo5x0_sdhc1_init(struct device *dev,
390 irq_handler_t detect_irq, void *data)
391 {
392 int ret;
393 int gpio_det, gpio_wp;
394
395 gpio_det = IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK);
396 gpio_wp = IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B);
397
398 ret = gpio_request(gpio_det, "sdhc-card-detect");
399 if (ret)
400 return ret;
401
402 gpio_direction_input(gpio_det);
403
404 ret = gpio_request(gpio_wp, "sdhc-write-protect");
405 if (ret)
406 goto err_gpio_free;
407
408 gpio_direction_input(gpio_wp);
409
410 /* When supported the trigger type have to be BOTH */
411 ret = request_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), detect_irq,
412 IRQF_DISABLED | IRQF_TRIGGER_FALLING,
413 "sdhc-detect", data);
414
415 if (ret)
416 goto err_gpio_free_2;
417
418 return 0;
419
420 err_gpio_free_2:
421 gpio_free(gpio_wp);
422
423 err_gpio_free:
424 gpio_free(gpio_det);
425
426 return ret;
427
428 }
429
armadillo5x0_sdhc1_exit(struct device * dev,void * data)430 static void armadillo5x0_sdhc1_exit(struct device *dev, void *data)
431 {
432 free_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), data);
433 gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK));
434 gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
435 }
436
437 static const struct imxmmc_platform_data sdhc_pdata __initconst = {
438 .get_ro = armadillo5x0_sdhc1_get_ro,
439 .init = armadillo5x0_sdhc1_init,
440 .exit = armadillo5x0_sdhc1_exit,
441 };
442
443 /*
444 * SMSC 9118
445 * Network support
446 */
447 static struct resource armadillo5x0_smc911x_resources[] = {
448 {
449 .start = MX31_CS3_BASE_ADDR,
450 .end = MX31_CS3_BASE_ADDR + SZ_32M - 1,
451 .flags = IORESOURCE_MEM,
452 }, {
453 .start = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
454 .end = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
455 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
456 },
457 };
458
459 static struct smsc911x_platform_config smsc911x_info = {
460 .flags = SMSC911X_USE_16BIT,
461 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
462 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
463 };
464
465 static struct platform_device armadillo5x0_smc911x_device = {
466 .name = "smsc911x",
467 .id = -1,
468 .num_resources = ARRAY_SIZE(armadillo5x0_smc911x_resources),
469 .resource = armadillo5x0_smc911x_resources,
470 .dev = {
471 .platform_data = &smsc911x_info,
472 },
473 };
474
475 /* UART device data */
476 static const struct imxuart_platform_data uart_pdata __initconst = {
477 .flags = IMXUART_HAVE_RTSCTS,
478 };
479
480 static struct platform_device *devices[] __initdata = {
481 &armadillo5x0_smc911x_device,
482 };
483
484 static struct regulator_consumer_supply dummy_supplies[] = {
485 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
486 REGULATOR_SUPPLY("vddvario", "smsc911x"),
487 };
488
489 /*
490 * Perform board specific initializations
491 */
armadillo5x0_init(void)492 static void __init armadillo5x0_init(void)
493 {
494 imx31_soc_init();
495
496 mxc_iomux_setup_multiple_pins(armadillo5x0_pins,
497 ARRAY_SIZE(armadillo5x0_pins), "armadillo5x0");
498
499 regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
500
501 platform_add_devices(devices, ARRAY_SIZE(devices));
502 imx_add_gpio_keys(&armadillo5x0_button_data);
503 imx31_add_imx_i2c1(NULL);
504
505 /* Register UART */
506 imx31_add_imx_uart0(&uart_pdata);
507 imx31_add_imx_uart1(&uart_pdata);
508
509 /* SMSC9118 IRQ pin */
510 gpio_direction_input(MX31_PIN_GPIO1_0);
511
512 /* Register SDHC */
513 imx31_add_mxc_mmc(0, &sdhc_pdata);
514
515 /* Register FB */
516 imx31_add_ipu_core(&mx3_ipu_data);
517 imx31_add_mx3_sdc_fb(&mx3fb_pdata);
518
519 /* Register NOR Flash */
520 platform_device_register_resndata(NULL, "physmap-flash", -1,
521 &armadillo5x0_nor_flash_resource, 1,
522 &armadillo5x0_nor_flash_pdata,
523 sizeof(armadillo5x0_nor_flash_pdata));
524
525 /* Register NAND Flash */
526 imx31_add_mxc_nand(&armadillo5x0_nand_board_info);
527
528 /* set NAND page size to 2k if not configured via boot mode pins */
529 __raw_writel(__raw_readl(MXC_CCM_RCSR) | (1 << 30), MXC_CCM_RCSR);
530
531 /* RTC */
532 /* Get RTC IRQ and register the chip */
533 if (gpio_request(ARMADILLO5X0_RTC_GPIO, "rtc") == 0) {
534 if (gpio_direction_input(ARMADILLO5X0_RTC_GPIO) == 0)
535 armadillo5x0_i2c_rtc.irq = gpio_to_irq(ARMADILLO5X0_RTC_GPIO);
536 else
537 gpio_free(ARMADILLO5X0_RTC_GPIO);
538 }
539 if (armadillo5x0_i2c_rtc.irq == 0)
540 pr_warning("armadillo5x0_init: failed to get RTC IRQ\n");
541 i2c_register_board_info(1, &armadillo5x0_i2c_rtc, 1);
542
543 /* USB */
544
545 usbotg_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
546 ULPI_OTG_DRVVBUS_EXT);
547 if (usbotg_pdata.otg)
548 imx31_add_mxc_ehci_otg(&usbotg_pdata);
549 usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
550 ULPI_OTG_DRVVBUS_EXT);
551 if (usbh2_pdata.otg)
552 imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
553 }
554
armadillo5x0_timer_init(void)555 static void __init armadillo5x0_timer_init(void)
556 {
557 mx31_clocks_init(26000000);
558 }
559
560 static struct sys_timer armadillo5x0_timer = {
561 .init = armadillo5x0_timer_init,
562 };
563
564 MACHINE_START(ARMADILLO5X0, "Armadillo-500")
565 /* Maintainer: Alberto Panizzo */
566 .atag_offset = 0x100,
567 .map_io = mx31_map_io,
568 .init_early = imx31_init_early,
569 .init_irq = mx31_init_irq,
570 .handle_irq = imx31_handle_irq,
571 .timer = &armadillo5x0_timer,
572 .init_machine = armadillo5x0_init,
573 .restart = mxc_restart,
574 MACHINE_END
575