Home
last modified time | relevance | path

Searched refs:TCR (Results 1 – 25 of 35) sorted by relevance

12

/linux-6.1.9/drivers/clocksource/
Dtimer-keystone.c24 #define TCR 0x20 macro
79 tcr = keystone_timer_readl(TCR); in keystone_timer_config()
86 keystone_timer_writel(off, TCR); in keystone_timer_config()
102 keystone_timer_writel(tcr, TCR); in keystone_timer_config()
110 tcr = keystone_timer_readl(TCR); in keystone_timer_disable()
114 keystone_timer_writel(tcr, TCR); in keystone_timer_disable()
178 keystone_timer_writel(0, TCR); in keystone_timer_init()
Dsh_tmu.c73 #define TCR 2 /* channel register */ macro
99 if (reg_nr == TCR) in sh_tmu_read()
121 if (reg_nr == TCR) in sh_tmu_write()
164 sh_tmu_write(ch, TCR, TCR_TPSC_CLK4); in __sh_tmu_enable()
189 sh_tmu_write(ch, TCR, TCR_TPSC_CLK4); in __sh_tmu_disable()
216 sh_tmu_read(ch, TCR); in sh_tmu_set_next()
219 sh_tmu_write(ch, TCR, TCR_UNIE | TCR_TPSC_CLK4); in sh_tmu_set_next()
239 sh_tmu_write(ch, TCR, TCR_TPSC_CLK4); in sh_tmu_interrupt()
241 sh_tmu_write(ch, TCR, TCR_UNIE | TCR_TPSC_CLK4); in sh_tmu_interrupt()
Dsh_mtu2.c56 #define TCR 0 /* channel register */ macro
147 [TCR] = 0,
231 sh_mtu2_write(ch, TCR, TCR_CCLR_TGRA | TCR_TPSC_P64); in sh_mtu2_enable()
/linux-6.1.9/drivers/staging/rtl8712/
Dhal_init.c210 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
213 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
239 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
242 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
261 r8712_read32(adapter, TCR); in rtl8712_dl_fw()
265 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
268 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
290 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
293 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
306 tmp16 = r8712_read16(adapter, TCR); in rtl8712_dl_fw()
[all …]
Drtl8712_cmdctrl_regdef.h12 #define TCR (RTL8712_CMDCTRL_ + 0x0004) macro
/linux-6.1.9/drivers/watchdog/
Ddavinci_wdt.c36 #define TCR (0x20) macro
80 iowrite32(0, davinci_wdt->base + TCR); in davinci_wdt_start()
94 iowrite32(ENAMODE12_PERIODIC, davinci_wdt->base + TCR); in davinci_wdt_start()
149 iowrite32(0, davinci_wdt->base + TCR); in davinci_wdt_restart()
/linux-6.1.9/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
Dfw.c40 cpustatus = rtl_read_byte(rtlpriv, TCR); in _rtl92s_firmware_enable_cpu()
207 cpustatus = rtl_read_byte(rtlpriv, TCR); in _rtl92s_firmware_checkready()
224 cpustatus = rtl_read_byte(rtlpriv, TCR); in _rtl92s_firmware_checkready()
247 cpustatus = rtl_read_byte(rtlpriv, TCR); in _rtl92s_firmware_checkready()
267 cpustatus = rtl_read_byte(rtlpriv, TCR); in _rtl92s_firmware_checkready()
286 tmpu4b = rtl_read_dword(rtlpriv, TCR); in _rtl92s_firmware_checkready()
287 rtl_write_dword(rtlpriv, TCR, (tmpu4b & (~TCR_ICV))); in _rtl92s_firmware_checkready()
Dhw.c574 rtl_write_byte(rtlpriv, TCR, 0); in _rtl92se_macconfig_before_fwdownload()
714 tmpu1b = rtl_read_byte(rtlpriv, TCR); in _rtl92se_macconfig_before_fwdownload()
761 rtl_write_dword(rtlpriv, TCR, rtl_read_dword(rtlpriv, TCR) | in _rtl92se_macconfig_after_fwdownload()
1178 temp = rtl_read_dword(rtlpriv, TCR); in _rtl92se_set_media_status()
1179 rtl_write_dword(rtlpriv, TCR, temp & (~BIT(8))); in _rtl92se_set_media_status()
1180 rtl_write_dword(rtlpriv, TCR, temp | BIT(8)); in _rtl92se_set_media_status()
1421 rtl_write_byte(rtlpriv, TCR, 0); in _rtl92se_power_domain_init()
/linux-6.1.9/drivers/net/ethernet/smsc/
Dsmc91c92_cs.c149 #define TCR 0 /* transmit control register */ macro
1101 mask_bits(0xff00, ioaddr + TCR); in smc_close()
1297 outw(inw(ioaddr + TCR) | TCR_ENABLE | smc->duplex, ioaddr + TCR); in smc_tx_err()
1332 outw(inw(ioaddr + TCR) | TCR_ENABLE | smc->duplex, ioaddr + TCR); in smc_eph_irq()
1656 outw(TCR_CLEAR, ioaddr + TCR); in smc_reset()
1685 TCR_ENABLE | TCR_PAD_EN | smc->duplex, ioaddr + TCR); in smc_reset()
1791 outw(inw(ioaddr + TCR) | smc->duplex, ioaddr + TCR); in media_check()
1866 tmp = inw(ioaddr + TCR); in smc_netdev_get_ecmd()
1893 tmp = inw(ioaddr + TCR); in smc_netdev_set_ecmd()
1898 outw(tmp, ioaddr + TCR); in smc_netdev_set_ecmd()
Dsmc9194.c332 outw( TCR_CLEAR, ioaddr + TCR ); in smc_reset()
363 outw( TCR_NORMAL, ioaddr + TCR ); in smc_enable()
394 outb( TCR_CLEAR, ioaddr + TCR ); in smc_shutdown()
1286 outw( inw( ioaddr + TCR ) | TCR_ENABLE, ioaddr + TCR ); in smc_tx()
Dsmc9194.h64 #define TCR 0 /* transmit control register */ macro
/linux-6.1.9/arch/sh/include/asm/
Ddma-register.h16 #define TCR 0x08 /* Transfer Count Register */ macro
/linux-6.1.9/Documentation/misc-devices/
Doxsemi-tornado.rst26 The oversampling rate is programmed with the TCR register and the clock
101 |0 0 0| CPR2:CPR | TCR | DLM:DLL |
108 the baud rate of 38400bps. Note that the value of 0 in TCR sets the
112 For example the value of 0x1f4004e2 will set CPR2/CPR, TCR and DLM/DLL
/linux-6.1.9/arch/powerpc/kernel/
Dswsusp_asm64.S115 SAVE_SPR(TCR)
240 RESTORE_SPR(TCR)
/linux-6.1.9/arch/sh/drivers/dma/
Ddma-sh.c225 (dma_base_addr(chan->chan) + TCR)); in sh_dmac_xfer_dma()
237 return __raw_readl(dma_base_addr(chan->chan) + TCR) in sh_dmac_get_dma_residue()
/linux-6.1.9/sound/soc/dwc/
Dlocal.h40 #define TCR(x) (0x40 * x + 0x034) macro
/linux-6.1.9/sound/soc/intel/keembay/
Dkmb_platform.h39 #define TCR(x) (0x40 * (x) + 0x034) macro
/linux-6.1.9/drivers/tty/
Dsynclink_gt.c365 #define TCR 0x82 /* tx control */ macro
1323 value = rd_reg16(info, TCR); in set_break()
1328 wr_reg16(info, TCR, value); in set_break()
2203 unsigned short val = rd_reg16(info, TCR); in isr_txeom()
2204 wr_reg16(info, TCR, (unsigned short)(val | BIT2)); /* set reset bit */ in isr_txeom()
2205 wr_reg16(info, TCR, val); /* clear reset bit */ in isr_txeom()
2781 val = rd_reg16(info, TCR); in set_interface()
2786 wr_reg16(info, TCR, val); in set_interface()
3936 wr_reg16(info, TCR, in tx_start()
3937 (unsigned short)((rd_reg16(info, TCR) | BIT1) & ~BIT2)); in tx_start()
[all …]
/linux-6.1.9/drivers/net/ethernet/amd/
Dariadne.h381 volatile u_char TCR; /* Timer Control Register */ member
/linux-6.1.9/drivers/dma/sh/
Dshdmac.c40 #define TCR 0x08 /* Transfer Count Register */ macro
219 sh_dmae_writel(sh_chan, hw->tcr >> sh_chan->xmit_shift, TCR); in dmae_set_reg()
423 (sh_dmae_readl(sh_chan, TCR) << sh_chan->xmit_shift); in sh_dmae_get_partial()
/linux-6.1.9/drivers/net/ethernet/via/
Dvia-velocity.c933 BYTE_REG_BITS_OFF(TCR_TB2BDIS, &regs->TCR); in velocity_set_media_mode()
940 BYTE_REG_BITS_ON(TCR_TB2BDIS, &regs->TCR); in velocity_set_media_mode()
1850 BYTE_REG_BITS_ON(TCR_TB2BDIS, &regs->TCR); in velocity_error()
1852 BYTE_REG_BITS_OFF(TCR_TB2BDIS, &regs->TCR); in velocity_error()
2563 td_ptr->tdesc1.TCR = TCR0_TIC; in velocity_xmit()
2597 td_ptr->tdesc1.TCR |= TCR0_VETAG; in velocity_xmit()
2606 td_ptr->tdesc1.TCR |= TCR0_TCPCK; in velocity_xmit()
2608 td_ptr->tdesc1.TCR |= (TCR0_UDPCK); in velocity_xmit()
2609 td_ptr->tdesc1.TCR |= TCR0_IPCK; in velocity_xmit()
/linux-6.1.9/arch/m68k/include/asm/
DMC68EZ328.h605 #define TCR WORD_REF(TCR_ADDR) macro
609 #define TCR1 TCR
DMC68VZ328.h697 #define TCR WORD_REF(TCR_ADDR) macro
701 #define TCR1 TCR
/linux-6.1.9/drivers/net/wan/
Dhd64572.h103 #define TCR 0x152 /* Tx DMA Critical Request Reg */ macro
/linux-6.1.9/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h128 TCR = 0x040, enumerator

12