Home
last modified time | relevance | path

Searched refs:IO_BITNR (Results 1 – 4 of 4) sorted by relevance

/linux-2.4.37.9/include/asm-cris/
Dirq.h21 #define SOME_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, some) /* 0 ? */
22 #define NMI_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, nmi) /* 1 */
23 #define TIMER0_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, timer0) /* 2 */
24 #define TIMER1_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, timer1) /* 3 */
27 #define NETWORK_STATUS_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, network) /* 6 */
29 #define SERIAL_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, serial) /* 8 */
30 #define PA_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, pa) /* 11 */
32 #define EXTDMA0_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, ext_dma0)
33 #define EXTDMA1_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, ext_dma1)
40 #define DMA0_TX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma0)
[all …]
Dsv_addr_ag.h57 #define IO_BITNR(reg, field) IO_BITNR_ (reg##_, field##_) macro
131 IO_MASK( R_EXT_DMA_0_STAT, TFR_COUNT ) >> IO_BITNR( R_EXT_DMA_0_STAT, TFR_COUNT )
/linux-2.4.37.9/arch/cris/drivers/
Dsync_serial.c187 .data_avail_bit = IO_BITNR(R_IRQ_MASK1_RD, ser1_data),
188 .transmitter_ready_bit = IO_BITNR(R_IRQ_MASK1_RD, ser1_ready),
189 .input_dma_descr_bit = IO_BITNR(R_IRQ_MASK2_RD, dma9_descr),
190 .output_dma_bit = IO_BITNR(R_IRQ_MASK2_RD, dma8_eop),
204 .data_avail_bit = IO_BITNR(R_IRQ_MASK1_RD, ser3_data),
205 .transmitter_ready_bit = IO_BITNR(R_IRQ_MASK1_RD, ser3_ready),
206 .input_dma_descr_bit = IO_BITNR(R_IRQ_MASK2_RD, dma5_descr),
207 .output_dma_bit = IO_BITNR(R_IRQ_MASK2_RD, dma4_eop),
Dparport.c125 IO_BITNR(R_VECT_MASK_RD, par0),
152 IO_BITNR(R_VECT_MASK_RD, par1),