Home
last modified time | relevance | path

Searched refs:BIT_5 (Results 1 – 8 of 8) sorted by relevance

/linux-2.4.37.9/drivers/net/e100/
De100_config.h69 #define CB_CFIG_EXT_STAT_DIS BIT_5 /* Extended Stats */
76 #define CB_CFIG_EXTENDED_RFD BIT_5
82 #define CB_LINK_STATUS_WOL BIT_5
128 #define CB_CFIG_FC_REJECT BIT_5 /* Rx Flow Control Restart */
De100.h179 #define BIT_5 0x0020 macro
266 #define SCB_RUS_SUSP_NO_RBDS (BIT_2 | BIT_5) /* RU No More RBDs */
267 #define SCB_RUS_NO_RBDS (BIT_3 | BIT_5) /* RU No More RBDs */
268 #define SCB_RUS_READY_NO_RBDS (BIT_4 | BIT_5) /* RU Ready, No RBDs */
276 #define SCB_CUC_RESUME BIT_5 /* CU Resume */
279 #define SCB_CUC_STATIC_RESUME (BIT_5 | BIT_7) /* 82558/9 Static Resume */
282 #define SCB_CUC_LOAD_BASE (BIT_5 | BIT_6) /* Load the CU base */
302 #define SCB_CNA_INT_MASK BIT_5 /* CU Not Active */
418 #define CB_SELFTEST_DIAG_BIT BIT_5
463 #define TCPUDP_CHECKSUM_VALID BIT_5
[all …]
De100_phy.h84 #define MDI_MDIX_STATUS BIT_5 /* 1 = MDIX (croos over), 0 = MDI (straight through) */
De100_main.c700 if (e100_eeprom_read(bdp, EEPROM_ID_WORD) & BIT_5) { in e100_found1()
/linux-2.4.37.9/drivers/net/sk98lin/h/
Dskgehw.h58 #define BIT_5 (1L << 5) macro
294 #define PCI_EXT_PATCH_1 BIT_5
828 #define PC_VCC_ENA BIT_5 /* Switch VCC Enable */
872 #define IS_XS2_B BIT_5 /* Q_XS2 End of Buffer */
894 #define IS_RAM_RD_PAR BIT_5 /* RAM Read Parity Error */
999 #define GP_IO_5 BIT_5 /* IO_5 pin */
1199 #define CSR_STOP BIT_5 /* Stop Rx/Tx Queue */
1248 #define T2_BC_T_ON BIT_5 /* Byte Counter Test Mode on */
1444 #define GMF_CLI_RX_FO BIT_5 /* Clear IRQ Rx FIFO Overrun */
1458 #define GMF_CLI_TX_FC BIT_5 /* Clear IRQ Tx Frame Complete */
[all …]
Dxmac_ii.h1096 #define PHY_M_AN_10_HD BIT_5 /* Advertise 10Base-TX Half Duplex */
1102 #define PHY_M_AN_1000X_AFD BIT_5 /* Advertise 10000Base-X Full Duplex */
/linux-2.4.37.9/drivers/scsi/
Dqla1280.h33 #define BIT_5 0x20 macro
151 #define QLA1280_QHBA BIT_5
305 #define TP_PPR BIT_5 /* PPR */
Dqla1280.c516 flags = BIT_5; in qla1280_data_direction()
525 flags = BIT_5 | BIT_6; in qla1280_data_direction()
2683 status = qla1280_mailbox_command(ha, BIT_7 | BIT_6 | BIT_5 | in qla1280_init_rings()
2906 mask = BIT_5 | BIT_1 | BIT_0; in qla1280_nvram_config()
2936 mb[1] |= BIT_5; in qla1280_nvram_config()
2941 mb[2] |= BIT_5; in qla1280_nvram_config()
4913 if ((mb[2] & BIT_5) && ((mb[6] >> 8) & 0xff) >= 2) in qla12160_get_target_parameters()