Home
last modified time | relevance | path

Searched refs:mis (Results 1 – 25 of 47) sorted by relevance

12

/linux-6.6.21/drivers/clocksource/
Dtimer-sp.h42 int mis; member
58 void __iomem *mis; member
/linux-6.6.21/drivers/pinctrl/starfive/
Dpinctrl-starfive-jh7110-aon.c100 unsigned long mis; in jh7110_aon_irq_handler() local
105 mis = readl_relaxed(sfp->base + JH7110_AON_GPIOMIS); in jh7110_aon_irq_handler()
106 for_each_set_bit(pin, &mis, JH7110_AON_NGPIO) in jh7110_aon_irq_handler()
Dpinctrl-starfive-jh7110-sys.c367 unsigned long mis; in jh7110_sys_irq_handler() local
372 mis = readl_relaxed(sfp->base + JH7110_SYS_GPIOMIS0); in jh7110_sys_irq_handler()
373 for_each_set_bit(pin, &mis, 32) in jh7110_sys_irq_handler()
376 mis = readl_relaxed(sfp->base + JH7110_SYS_GPIOMIS1); in jh7110_sys_irq_handler()
377 for_each_set_bit(pin, &mis, 32) in jh7110_sys_irq_handler()
Dpinctrl-starfive-jh7100.c1192 unsigned long mis; in starfive_gpio_irq_handler() local
1197 mis = readl_relaxed(sfp->base + GPIOMIS + 0); in starfive_gpio_irq_handler()
1198 for_each_set_bit(pin, &mis, 32) in starfive_gpio_irq_handler()
1201 mis = readl_relaxed(sfp->base + GPIOMIS + 4); in starfive_gpio_irq_handler()
1202 for_each_set_bit(pin, &mis, 32) in starfive_gpio_irq_handler()
/linux-6.6.21/fs/ceph/
Dmetric.h68 __le64 mis; member
103 __le64 mis; member
Dmetric.c68 cap->mis = cpu_to_le64(percpu_counter_sum(&m->i_caps_mis)); in ceph_mdsc_send_metrics()
118 dlease->mis = cpu_to_le64(percpu_counter_sum(&m->d_lease_mis)); in ceph_mdsc_send_metrics()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce60/
Ddce60_resource.c811 if (pool->base.mis[i] != NULL) { in dce60_resource_destruct()
812 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in dce60_resource_destruct()
813 pool->base.mis[i] = NULL; in dce60_resource_destruct()
1044 pool->base.mis[i] = dce60_mem_input_create(ctx, i); in dce60_construct()
1045 if (pool->base.mis[i] == NULL) { in dce60_construct()
1242 pool->base.mis[i] = dce60_mem_input_create(ctx, i); in dce61_construct()
1243 if (pool->base.mis[i] == NULL) { in dce61_construct()
1436 pool->base.mis[i] = dce60_mem_input_create(ctx, i); in dce64_construct()
1437 if (pool->base.mis[i] == NULL) { in dce64_construct()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce80/
Ddce80_resource.c818 if (pool->base.mis[i] != NULL) { in dce80_resource_destruct()
819 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in dce80_resource_destruct()
820 pool->base.mis[i] = NULL; in dce80_resource_destruct()
1058 pool->base.mis[i] = dce80_mem_input_create(ctx, i); in dce80_construct()
1059 if (pool->base.mis[i] == NULL) { in dce80_construct()
1258 pool->base.mis[i] = dce80_mem_input_create(ctx, i); in dce81_construct()
1259 if (pool->base.mis[i] == NULL) { in dce81_construct()
1455 pool->base.mis[i] = dce80_mem_input_create(ctx, i); in dce83_construct()
1456 if (pool->base.mis[i] == NULL) { in dce83_construct()
/linux-6.6.21/drivers/pinctrl/spear/
Dpinctrl-plgpio.c49 u32 mis; /* mask interrupt status register */ member
385 regmap_read(plgpio->regmap, plgpio->regs.mis + in plgpio_irq_handler()
391 regmap_write(plgpio->regmap, plgpio->regs.mis + in plgpio_irq_handler()
511 plgpio->regs.mis = val; in plgpio_probe_dt()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce100/
Ddce100_resource.c770 if (pool->base.mis[i] != NULL) { in dce100_resource_destruct()
771 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in dce100_resource_destruct()
772 pool->base.mis[i] = NULL; in dce100_resource_destruct()
1092 pool->base.mis[i] = dce100_mem_input_create(ctx, i); in dce100_resource_construct()
1093 if (pool->base.mis[i] == NULL) { in dce100_resource_construct()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_resource.c826 if (pool->base.mis[i] != NULL) { in dce110_resource_destruct()
827 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in dce110_resource_destruct()
828 pool->base.mis[i] = NULL; in dce110_resource_destruct()
1138 pipe_ctx->plane_res.mi = pool->mis[underlay_idx]; in dce110_acquire_underlay()
1271 pool->mis[pool->pipe_count] = &dce110_miv->base; in underlay_create()
1452 pool->base.mis[i] = dce110_mem_input_create(ctx, i); in dce110_resource_construct()
1453 if (pool->base.mis[i] == NULL) { in dce110_resource_construct()
/linux-6.6.21/arch/x86/events/intel/
Dlbr.c761 u64 from, to, mis = 0, pred = 0, in_tx = 0, abort = 0; in intel_pmu_lbr_read_64() local
779 mis = !!(info & LBR_INFO_MISPRED); in intel_pmu_lbr_read_64()
780 pred = !mis; in intel_pmu_lbr_read_64()
791 mis = !!(from & LBR_FROM_FLAG_MISPRED); in intel_pmu_lbr_read_64()
792 pred = !mis; in intel_pmu_lbr_read_64()
822 br[out].mispred = mis; in intel_pmu_lbr_read_64()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce120/
Ddce120_resource.c610 if (pool->base.mis[i] != NULL) { in dce120_resource_destruct()
611 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in dce120_resource_destruct()
612 pool->base.mis[i] = NULL; in dce120_resource_destruct()
1179 pool->base.mis[j] = dce120_mem_input_create(ctx, i); in dce120_resource_construct()
1181 if (pool->base.mis[j] == NULL) { in dce120_resource_construct()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce112/
Ddce112_resource.c791 if (pool->base.mis[i] != NULL) { in dce112_resource_destruct()
792 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in dce112_resource_destruct()
793 pool->base.mis[i] = NULL; in dce112_resource_destruct()
1339 pool->base.mis[i] = dce112_mem_input_create(ctx, i); in dce112_resource_construct()
1340 if (pool->base.mis[i] == NULL) { in dce112_resource_construct()
/linux-6.6.21/arch/arm/boot/dts/st/
Dspear310.dtsi109 st-plgpio,mis-reg = <0x60>;
Dspear320.dtsi137 st-plgpio,mis-reg = <0x84>;
Dspear1340.dtsi162 st-plgpio,mis-reg = <0xa0>;
Dspear1310.dtsi302 st-plgpio,mis-reg = <0x10>;
/linux-6.6.21/Documentation/staging/
Dspeculation.rst42 It is possible that a CPU mis-predicts the conditional branch, and
/linux-6.6.21/drivers/media/dvb-frontends/
Dstv0900_core.c1544 enum fe_stv0900_demod_num demod, int mis) in stv0900_set_mis() argument
1548 if (mis < 0 || mis > 255) { in stv0900_set_mis()
1552 dprintk("Enable MIS filtering - %d\n", mis); in stv0900_set_mis()
1554 stv0900_write_reg(intp, ISIENTRY, mis); in stv0900_set_mis()
/linux-6.6.21/tools/perf/Documentation/
Dtips.txt17 Profiling branch (mis)predictions with: perf record -b / perf report
/linux-6.6.21/Documentation/networking/
Dtls.rst283 ``TLS_RX_EXPECT_NO_PAD`` mis-prediction. Note that this counter will
288 ``TLS_RX_EXPECT_NO_PAD`` mis-prediction.
/linux-6.6.21/drivers/crypto/stm32/
Dstm32-cryp.c150 u32 mis; member
1678 cryp->irq_status = stm32_cryp_read(cryp, cryp->caps->mis); in stm32_cryp_irq()
1905 .mis = UX500_CRYP_MIS,
1927 .mis = CRYP_MISR,
1949 .mis = CRYP_MISR,
/linux-6.6.21/Documentation/firmware-guide/acpi/
Dmethod-customizing.rst86 .. note:: Be aware that root can mis-use this driver to modify arbitrary
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/inc/
Dcore_types.h208 struct mem_input *mis[MAX_PIPES]; member

12