Home
last modified time | relevance | path

Searched refs:cfgcr1 (Results 1 – 4 of 4) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.c1238 i915_reg_t ctl, cfgcr1, cfgcr2; member
1251 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL1),
1257 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL2),
1263 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL3),
1287 intel_de_write(dev_priv, regs[id].cfgcr1, pll->state.hw_state.cfgcr1); in skl_ddi_pll_enable()
1289 intel_de_posting_read(dev_priv, regs[id].cfgcr1); in skl_ddi_pll_enable()
1347 hw_state->cfgcr1 = intel_de_read(dev_priv, regs[id].cfgcr1); in skl_ddi_pll_get_hw_state()
1689 dco_freq = (pll_state->cfgcr1 & DPLL_CFGCR1_DCO_INTEGER_MASK) * in skl_ddi_wrpll_get_freq()
1692 dco_freq += ((pll_state->cfgcr1 & DPLL_CFGCR1_DCO_FRACTION_MASK) >> 9) * in skl_ddi_wrpll_get_freq()
1705 u32 ctrl1, cfgcr1, cfgcr2; in skl_ddi_hdmi_pll_dividers() local
[all …]
Dintel_dpll_mgr.h198 u32 cfgcr1, cfgcr2; member
Dintel_display_debugfs.c668 seq_printf(m, " cfgcr1: 0x%08x\n", pll->state.hw_state.cfgcr1); in i915_shared_dplls_info()
Dintel_display.c5323 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); in intel_pipe_config_compare()