Searched refs:Clock (Results 1 – 25 of 668) sorted by relevance
12345678910>>...27
| /linux-6.6.21/drivers/clk/mediatek/ |
| D | Kconfig | 3 # MediaTek Clock Drivers
5 menu "Clock driver for MediaTek SoC"
22 bool "Clock driver for MediaTek MT2701"
30 bool "Clock driver for MediaTek MT2701 mmsys"
36 bool "Clock driver for MediaTek MT2701 imgsys"
42 bool "Clock driver for MediaTek MT2701 vdecsys"
48 bool "Clock driver for MediaTek MT2701 hifsys"
54 bool "Clock driver for MediaTek MT2701 ethsys"
60 bool "Clock driver for MediaTek MT2701 bdpsys"
66 bool "Clock driver for Mediatek MT2701 audsys"
[all …]
|
| /linux-6.6.21/drivers/clk/imx/ |
| D | Kconfig | 67 tristate "IMX8MM CCM Clock Driver"
71 Build the driver for i.MX8MM CCM Clock Driver
74 tristate "IMX8MN CCM Clock Driver"
78 Build the driver for i.MX8MN CCM Clock Driver
81 tristate "IMX8MP CCM Clock Driver"
85 Build the driver for i.MX8MP CCM Clock Driver
88 tristate "IMX8MQ CCM Clock Driver"
92 Build the driver for i.MX8MQ CCM Clock Driver
95 tristate "IMX8QXP SCU Clock"
104 tristate "IMX8ULP CCM Clock Driver"
[all …]
|
| /linux-6.6.21/Documentation/devicetree/bindings/interconnect/ |
| D | qcom,rpm.yaml | 88 - description: Bus Clock
89 - description: Bus A Clock
140 - description: Bus Clock
141 - description: Bus A Clock
161 - description: Bus Clock.
162 - description: Bus A Clock.
163 - description: CPU-NoC High-performance Bus Clock.
182 - description: Aggregate0 System NoC AXI Clock.
183 - description: Aggregate0 Config NoC AHB Clock.
184 - description: Aggregate0 NoC MPU Clock.
[all …]
|
| /linux-6.6.21/drivers/clk/rockchip/ |
| D | Kconfig | 17 Build the driver for PX30 Clock Driver.
24 Build the driver for RV110x Clock Driver.
31 Build the driver for RV1126 Clock Driver.
38 Build the driver for RK3036 Clock Driver.
45 Build the driver for RK312x Clock Driver.
52 Build the driver for RK3188 Clock Driver.
59 Build the driver for RK322x Clock Driver.
66 Build the driver for RK3288 Clock Driver.
73 Build the driver for RK3308 Clock Driver.
80 Build the driver for RK3328 Clock Driver.
[all …]
|
| /linux-6.6.21/drivers/clk/qcom/ |
| D | Kconfig | 40 tristate "MSM8916 APCS Clock Controller"
43 Support for the APCS Clock Controller on msm8916 devices. The
49 tristate "MSM8996 CPU Clock Controller"
59 tristate "SDX55 and SDX65 APCS Clock Controller"
63 Support for the APCS Clock Controller on SDX55, SDX65 platforms. The
69 tristate "RPM based Clock Controller"
82 tristate "RPM over SMD based Clock Controller"
95 tristate "RPMh Clock Driver"
104 tristate "APQ8084 Global Clock Controller"
113 tristate "APQ8084 Multimedia Clock Controller"
[all …]
|
| /linux-6.6.21/drivers/clk/ |
| D | Kconfig | 22 bool "Common Clock Framework"
37 tristate "Clock driver for WM831x/2x PMICs"
54 tristate "Ti LMK04832 JESD204B Compliant Clock Jitter Cleaner"
59 Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs
62 tristate "Clock driver for Apple SoC NCOs"
71 tristate "Clock driver for Maxim 77620/77686/77802 MFD"
78 tristate "Maxim 9485 Programmable Clock Generator"
81 This driver supports Maxim 9485 Programmable Audio Clock Generator
84 tristate "Clock driver for RK805/RK808/RK809/RK817/RK818"
92 tristate "Clock driver for Hi655x" if EXPERT
[all …]
|
| /linux-6.6.21/drivers/clk/hisilicon/ |
| D | Kconfig | 3 tristate "HI3516CV300 Clock Driver"
11 tristate "Hi3519 Clock Driver"
19 bool "Hi3559A Clock Driver"
27 bool "Hi3660 Clock Driver"
34 bool "Hi3670 Clock Driver"
41 tristate "Hi3798CV200 Clock Driver"
49 bool "Hi6220 Clock Driver"
63 bool "Hi6220 Stub Clock Driver" if EXPERT
71 bool "Hi3660 Stub Clock Driver" if EXPERT
|
| /linux-6.6.21/Documentation/gpu/amdgpu/display/ |
| D | dc-glossary.rst | 34 * PCLK: Pixel Clock
35 * SYMCLK: Symbol Clock
36 * SOCCLK: GPU Engine Clock
37 * DISPCLK: Display Clock
38 * DPPCLK: DPP Clock
39 * DCFCLK: Display Controller Fabric Clock
40 * REFCLK: Real Time Reference Clock
42 * FCLK: Fabric Clock
43 * MCLK: Memory Clock
83 Display Clock Generator block
|
| /linux-6.6.21/Documentation/devicetree/bindings/clock/ |
| D | mvebu-gated-clock.txt | 1 * Gated Clock bindings for Marvell EBU SoCs
11 ID Clock Peripheral
14 1 pex0_en PCIe 0 Clock out
15 2 pex1_en PCIe 1 Clock out
28 ID Clock Peripheral
33 5 pex0 PCIe 0 Clock out
34 6 pex1 PCIe 1 Clock out
55 ID Clock Peripheral
82 ID Clock Peripheral
96 ID Clock Peripheral
[all …]
|
| D | imx7ulp-scg-clock.yaml | 7 title: Freescale i.MX7ULP System Clock Generation (SCG) modules Clock Controller
13 i.MX7ULP Clock functions are under joint control of the System
14 Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
28 The System Clock Generation (SCG) is responsible for clock generation
|
| D | allwinner,sun9i-a80-de-clks.yaml | 7 title: Allwinner A80 Display Engine Clock Controller
28 - description: Bus Clock
29 - description: RAM Bus Clock
30 - description: Module Clock
|
| D | imx7ulp-pcc-clock.yaml | 7 title: Freescale i.MX7ULP Peripheral Clock Control (PCC) modules Clock Controller
13 i.MX7ULP Clock functions are under joint control of the System
14 Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
28 The Peripheral Clock Control (PCC) is responsible for clock selection,
|
| D | renesas,rzg2l-cpg.yaml | 7 title: Renesas RZ/{G2L,V2L,V2M} Clock Pulse Generator / Module Standby Mode
13 On Renesas RZ/{G2L,V2L}-alike SoC's, the CPG (Clock Pulse Generator) and Module
15 similar, but does not have Clock Monitor Registers.
20 1. Module Standby, providing a Clock Domain to control the clock supply
40 Clock source to CPG can be either from external clock input (EXCLK) or
55 SoC devices that are part of the CPG/Module Standby Mode Clock Domain and
|
| D | milbeaut-clock.yaml | 7 title: Milbeaut SoCs Clock Controller
13 Milbeaut SoCs Clock controller is an integrated clock controller, which
43 # Clock controller node:
52 # Required an external clock for Clock controller node:
|
| D | dove-divider-clock.txt | 9 ID Clock
18 - reg : shall be the register address of the Core PLL and Clock Divider
20 Core PLL and Clock Divider Control 1 register. Thus, it will have
|
| /linux-6.6.21/Documentation/devicetree/bindings/sound/ |
| D | fsl,spdif.yaml | 49 - description: Clock for tx0 and rx0.
50 - description: Clock for tx1 and rx1.
51 - description: Clock for tx2 and rx2.
52 - description: Clock for tx3 and rx3.
53 - description: Clock for tx4 and rx4.
54 - description: Clock for tx5 and rx5.
55 - description: Clock for tx6 and rx6.
56 - description: Clock for tx7 and rx7.
|
| D | starfive,jh7110-tdm.yaml | 31 - description: TDM AHB Clock
32 - description: TDM APB Clock
33 - description: TDM Internal Clock
34 - description: TDM Clock
36 - description: TDM External Clock
|
| D | qcom,q6dsp-lpass-clocks.yaml | 7 title: Qualcomm DSP LPASS Clock Controller
13 This binding describes the Qualcomm DSP Clock Controller
24 Clock Id is followed by clock coupling attributes.
|
| /linux-6.6.21/drivers/clk/versatile/ |
| D | Kconfig | 3 menu "Clock driver for ARM Reference designs"
8 bool "Clock driver for ARM Reference designs ICST"
16 bool "Clock driver for ARM SP810 System Controller"
23 tristate "Clock driver for Versatile Express OSC clock generators"
|
| /linux-6.6.21/Documentation/devicetree/bindings/rtc/ |
| D | trivial-rtc.yaml | 23 # AB-RTCMC-32.768kHz-B5ZE-S3: Real Time Clock/Calendar Module with I2C Interface
25 # AB-RTCMC-32.768kHz-EOZ9: Real Time Clock/Calendar Module with I2C Interface
29 # Dallas DS1672 Real-time Clock
48 # Real Time Clock Module with I2C-Bus
50 # Real Time Clock
52 # Real-time Clock Module
|
| /linux-6.6.21/drivers/clk/ralink/ |
| D | Kconfig | 3 # MediaTek Mt7621 Clock Driver
6 bool "Clock driver for MediaTek MT7621"
14 bool "Clock driver for MTMIPS SoCs"
|
| /linux-6.6.21/Documentation/devicetree/bindings/net/ |
| D | motorcomm,yt8xxx.yaml | 23 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
32 RGMII TX Clock Delay used only when PHY operates in RGMII mode with
97 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
98 Transmit PHY Clock delay train configuration when speed is 10Mbps.
103 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
104 Transmit PHY Clock delay train configuration when speed is 100Mbps.
109 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
110 Transmit PHY Clock delay train configuration when speed is 1000Mbps.
|
| /linux-6.6.21/Documentation/devicetree/bindings/media/ |
| D | allwinner,sun8i-a83t-mipi-csi2.yaml | 24 - description: Bus Clock
25 - description: Module Clock
26 - description: MIPI-specific Clock
27 - description: Misc CSI Clock
|
| /linux-6.6.21/Documentation/input/devices/ |
| D | amijoy.rst | 129 | 0 | M0H | JOY0DAT Horizontal Clock |
131 | 1 | M0HQ | JOY0DAT Horizontal Clock (quadrature) |
133 | 2 | M0V | JOY0DAT Vertical Clock |
135 | 3 | M0VQ | JOY0DAT Vertical Clock (quadrature) |
137 | 4 | M1V | JOY1DAT Horizontal Clock |
139 | 5 | M1VQ | JOY1DAT Horizontal Clock (quadrature) |
141 | 6 | M1V | JOY1DAT Vertical Clock |
143 | 7 | M1VQ | JOY1DAT Vertical Clock (quadrature) |
|
| /linux-6.6.21/Documentation/devicetree/bindings/mmc/ |
| D | allwinner,sun4i-a10-mmc.yaml | 75 - description: Bus Clock
76 - description: Module Clock
77 - description: Output Clock
78 - description: Sample Clock
|
12345678910>>...27