Home
last modified time | relevance | path

Searched refs:CLK_TOP_ETH_SEL (Results 1 – 13 of 13) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmt7629-clk.h86 #define CLK_TOP_ETH_SEL 76 macro
Dmt8516-clk.h175 #define CLK_TOP_ETH_SEL 143 macro
Dmt7622-clk.h71 #define CLK_TOP_ETH_SEL 59 macro
Dmediatek,mt8365-clk.h109 #define CLK_TOP_ETH_SEL 99 macro
/linux-6.6.21/arch/arm/boot/dts/mediatek/
Dmt7629.dtsi443 clocks = <&topckgen CLK_TOP_ETH_SEL>,
466 assigned-clocks = <&topckgen CLK_TOP_ETH_SEL>,
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt7622.c392 MUX_GATE(CLK_TOP_ETH_SEL, "eth_sel", eth_parents,
Dclk-mt8516.c393 MUX(CLK_TOP_ETH_SEL, "eth_sel", eth_parents,
Dclk-mt7629.c468 MUX_GATE(CLK_TOP_ETH_SEL, "eth_sel", eth_parents,
Dclk-mt8167.c572 MUX(CLK_TOP_ETH_SEL, "eth_sel", eth_parents,
Dclk-mt8365.c514 MUX_GATE_CLR_SET_UPD(CLK_TOP_ETH_SEL, "eth_sel", eth_parents, 0x0d0,
/linux-6.6.21/Documentation/devicetree/bindings/net/
Dmediatek,net.yaml434 clocks = <&topckgen CLK_TOP_ETH_SEL>,
/linux-6.6.21/arch/arm64/boot/dts/mediatek/
Dmt8365.dtsi577 clocks = <&topckgen CLK_TOP_ETH_SEL>,
Dmt7622.dtsi976 clocks = <&topckgen CLK_TOP_ETH_SEL>,