/linux-6.1.9/drivers/gpu/drm/nouveau/dispnv04/ |
D | hw.c | 398 struct nv04_crtc_reg *regp = &state->crtc_reg[head]; in nv_save_state_ramdac() local 402 regp->nv10_cursync = NVReadRAMDAC(dev, head, NV_RAMDAC_NV10_CURSYNC); in nv_save_state_ramdac() 404 nouveau_hw_get_pllvals(dev, head ? PLL_VPLL1 : PLL_VPLL0, ®p->pllvals); in nv_save_state_ramdac() 409 regp->dither = NVReadRAMDAC(dev, head, NV_RAMDAC_DITHER_NV11); in nv_save_state_ramdac() 411 regp->ramdac_gen_ctrl = NVReadRAMDAC(dev, head, NV_PRAMDAC_GENERAL_CONTROL); in nv_save_state_ramdac() 414 regp->ramdac_630 = NVReadRAMDAC(dev, head, NV_PRAMDAC_630); in nv_save_state_ramdac() 416 regp->ramdac_634 = NVReadRAMDAC(dev, head, NV_PRAMDAC_634); in nv_save_state_ramdac() 418 regp->tv_setup = NVReadRAMDAC(dev, head, NV_PRAMDAC_TV_SETUP); in nv_save_state_ramdac() 419 regp->tv_vtotal = NVReadRAMDAC(dev, head, NV_PRAMDAC_TV_VTOTAL); in nv_save_state_ramdac() 420 regp->tv_vskew = NVReadRAMDAC(dev, head, NV_PRAMDAC_TV_VSKEW); in nv_save_state_ramdac() [all …]
|
D | crtc.c | 67 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv_crtc_set_digital_vibrance() local 69 regp->CRTC[NV_CIO_CRE_CSB] = nv_crtc->saturation = level; in nv_crtc_set_digital_vibrance() 71 regp->CRTC[NV_CIO_CRE_CSB] = 0x80; in nv_crtc_set_digital_vibrance() 72 regp->CRTC[NV_CIO_CRE_5B] = nv_crtc->saturation << 2; in nv_crtc_set_digital_vibrance() 73 crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_5B); in nv_crtc_set_digital_vibrance() 75 crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_CSB); in nv_crtc_set_digital_vibrance() 82 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv_crtc_set_image_sharpening() local 87 regp->ramdac_634 = level; in nv_crtc_set_image_sharpening() 88 NVWriteRAMDAC(crtc->dev, nv_crtc->index, NV_PRAMDAC_634, regp->ramdac_634); in nv_crtc_set_image_sharpening() 125 struct nv04_crtc_reg *regp = &state->crtc_reg[nv_crtc->index]; in nv_crtc_calc_state_ext() local [all …]
|
D | dfp.c | 288 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv04_dfp_mode_set() local 301 regp->fp_horiz_regs[FP_DISPLAY_END] = output_mode->hdisplay - 1; in nv04_dfp_mode_set() 302 regp->fp_horiz_regs[FP_TOTAL] = output_mode->htotal - 1; in nv04_dfp_mode_set() 306 regp->fp_horiz_regs[FP_CRTC] = output_mode->hdisplay; in nv04_dfp_mode_set() 308 regp->fp_horiz_regs[FP_CRTC] = output_mode->hsync_start - drm->vbios.digital_min_front_porch - 1; in nv04_dfp_mode_set() 309 regp->fp_horiz_regs[FP_SYNC_START] = output_mode->hsync_start - 1; in nv04_dfp_mode_set() 310 regp->fp_horiz_regs[FP_SYNC_END] = output_mode->hsync_end - 1; in nv04_dfp_mode_set() 311 regp->fp_horiz_regs[FP_VALID_START] = output_mode->hskew; in nv04_dfp_mode_set() 312 regp->fp_horiz_regs[FP_VALID_END] = output_mode->hdisplay - 1; in nv04_dfp_mode_set() 314 regp->fp_vert_regs[FP_DISPLAY_END] = output_mode->vdisplay - 1; in nv04_dfp_mode_set() [all …]
|
D | cursor.c | 42 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv04_cursor_set_offset() local 45 regp->CRTC[NV_CIO_CRE_HCUR_ADDR0_INDEX] = in nv04_cursor_set_offset() 48 regp->CRTC[NV_CIO_CRE_HCUR_ADDR1_INDEX] = in nv04_cursor_set_offset() 51 regp->CRTC[NV_CIO_CRE_HCUR_ADDR1_INDEX] |= in nv04_cursor_set_offset() 53 regp->CRTC[NV_CIO_CRE_HCUR_ADDR2_INDEX] = offset >> 24; in nv04_cursor_set_offset() 55 crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_HCUR_ADDR0_INDEX); in nv04_cursor_set_offset() 56 crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_HCUR_ADDR1_INDEX); in nv04_cursor_set_offset() 57 crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_HCUR_ADDR2_INDEX); in nv04_cursor_set_offset()
|
D | tvnv04.c | 146 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv04_tv_mode_set() local 148 regp->tv_htotal = adjusted_mode->htotal; in nv04_tv_mode_set() 149 regp->tv_vtotal = adjusted_mode->vtotal; in nv04_tv_mode_set() 155 regp->tv_hskew = 1; in nv04_tv_mode_set() 156 regp->tv_hsync_delay = 1; in nv04_tv_mode_set() 157 regp->tv_hsync_delay2 = 64; in nv04_tv_mode_set() 158 regp->tv_vskew = 1; in nv04_tv_mode_set() 159 regp->tv_vsync_delay = 1; in nv04_tv_mode_set()
|
/linux-6.1.9/arch/m68k/mm/ |
D | hwtest.c | 29 int hwreg_present(volatile void *regp) in hwreg_present() argument 50 : "a" (regp), "a" (tmp_vectors) in hwreg_present() 62 int hwreg_write(volatile void *regp, unsigned short val) in hwreg_write() argument 87 : "a" (regp), "a" (tmp_vectors), "g" (val) in hwreg_write()
|
/linux-6.1.9/arch/sparc/prom/ |
D | ranges.c | 20 static void prom_adjust_regs(struct linux_prom_registers *regp, int nregs, in prom_adjust_regs() argument 27 if (regp[regc].which_io == rangep[rngc].ot_child_space) in prom_adjust_regs() 31 regp[regc].which_io = rangep[rngc].ot_parent_space; in prom_adjust_regs() 32 regp[regc].phys_addr -= rangep[rngc].ot_child_base; in prom_adjust_regs() 33 regp[regc].phys_addr += rangep[rngc].ot_parent_base; in prom_adjust_regs()
|
/linux-6.1.9/arch/sh/kernel/ |
D | dwarf.c | 406 struct dwarf_reg *regp; in dwarf_cfa_execute_insns() local 429 regp = dwarf_frame_alloc_reg(frame, reg); in dwarf_cfa_execute_insns() 430 regp->addr = offset; in dwarf_cfa_execute_insns() 431 regp->flags |= DWARF_REG_OFFSET; in dwarf_cfa_execute_insns() 475 regp = dwarf_frame_alloc_reg(frame, reg); in dwarf_cfa_execute_insns() 476 regp->flags |= DWARF_UNDEFINED; in dwarf_cfa_execute_insns() 515 regp = dwarf_frame_alloc_reg(frame, reg); in dwarf_cfa_execute_insns() 516 regp->flags |= DWARF_REG_OFFSET; in dwarf_cfa_execute_insns() 517 regp->addr = offset; in dwarf_cfa_execute_insns() 524 regp = dwarf_frame_alloc_reg(frame, reg); in dwarf_cfa_execute_insns() [all …]
|
/linux-6.1.9/arch/m68k/include/asm/ |
D | hwtest.h | 13 extern int hwreg_present(volatile void *regp); 14 extern int hwreg_write(volatile void *regp, unsigned short val);
|
D | oplib.h | 277 extern void prom_adjust_regs(struct linux_prom_registers *regp, int nregs,
|
/linux-6.1.9/drivers/video/fbdev/ |
D | cg3.c | 336 u8 __iomem *regp = &((u8 __iomem *)par->regs)[p[0]]; in cg3_do_default_mode() local 337 sbus_writeb(p[1], regp); in cg3_do_default_mode() 340 u8 __iomem *regp; in cg3_do_default_mode() local 342 regp = (u8 __iomem *)&par->regs->cmap.addr; in cg3_do_default_mode() 343 sbus_writeb(p[0], regp); in cg3_do_default_mode() 344 regp = (u8 __iomem *)&par->regs->cmap.control; in cg3_do_default_mode() 345 sbus_writeb(p[1], regp); in cg3_do_default_mode()
|
D | bw2.c | 270 u8 __iomem *regp = &((u8 __iomem *)par->regs)[p[0]]; in bw2_do_default_mode() local 271 sbus_writeb(p[1], regp); in bw2_do_default_mode()
|
/linux-6.1.9/arch/arm64/kernel/ |
D | cpu_errata.c | 128 struct arm64_ftr_reg *regp; in cpu_clear_bf16_from_user_emulation() local 130 regp = get_arm64_ftr_reg(SYS_ID_AA64ISAR1_EL1); in cpu_clear_bf16_from_user_emulation() 131 if (!regp) in cpu_clear_bf16_from_user_emulation() 135 if (regp->user_mask & ID_AA64ISAR1_EL1_BF16_MASK) in cpu_clear_bf16_from_user_emulation() 136 regp->user_mask &= ~ID_AA64ISAR1_EL1_BF16_MASK; in cpu_clear_bf16_from_user_emulation()
|
D | cpufeature.c | 721 static int search_cmp_ftr_reg(const void *id, const void *regp) in search_cmp_ftr_reg() argument 723 return (int)(unsigned long)id - (int)((const struct __ftr_reg_entry *)regp)->sys_id; in search_cmp_ftr_reg() 1063 struct arm64_ftr_reg *regp = get_arm64_ftr_reg(sys_id); in check_update_ftr_reg() local 1065 if (!regp) in check_update_ftr_reg() 1068 update_cpu_ftr_reg(regp, val); in check_update_ftr_reg() 1069 if ((boot & regp->strict_mask) == (val & regp->strict_mask)) in check_update_ftr_reg() 1072 regp->name, boot, cpu, val); in check_update_ftr_reg() 1079 struct arm64_ftr_reg *regp = get_arm64_ftr_reg(sys_id); in relax_cpu_ftr_reg() local 1081 if (!regp) in relax_cpu_ftr_reg() 1084 for (ftrp = regp->ftr_bits; ftrp->width; ftrp++) { in relax_cpu_ftr_reg() [all …]
|
/linux-6.1.9/drivers/gpu/drm/nouveau/nvkm/engine/fifo/ |
D | nv04.h | 12 unsigned regp; member
|
D | dmanv04.c | 102 u32 rv = (nvkm_rd32(device, c->regp) & rm) >> c->regs; in nv04_fifo_dma_fini() 110 nvkm_wr32(device, c->regp, 0x00000000); in nv04_fifo_dma_fini()
|
/linux-6.1.9/drivers/edac/ |
D | pnd2_edac.c | 290 #define RD_REGP(regp, regname, port) \ argument 294 regp, sizeof(struct regname), \ 297 #define RD_REG(regp, regname) \ argument 301 regp, sizeof(struct regname), \
|
/linux-6.1.9/drivers/net/ethernet/amd/ |
D | atarilance.c | 403 static noinline int __init addr_accessible(volatile void *regp, int wordflag, in addr_accessible() argument 442 : "a" (regp), "a" (&vbr[2]), "rm" (wordflag), "rm" (writeflag) in addr_accessible()
|
/linux-6.1.9/arch/ia64/kernel/ |
D | unwind.c | 731 spill_next_when (struct unw_reg_info **regp, struct unw_reg_info *lim, unw_word t) in spill_next_when() argument 735 for (reg = *regp; reg <= lim; ++reg) { in spill_next_when() 738 *regp = reg + 1; in spill_next_when()
|
/linux-6.1.9/drivers/hwmon/ |
D | nct6775-core.c | 3371 static int add_temp_sensors(struct nct6775_data *data, const u16 *regp, in add_temp_sensors() argument 3380 if (!regp[i]) in add_temp_sensors() 3382 err = nct6775_read_value(data, regp[i], &src); in add_temp_sensors()
|