Home
last modified time | relevance | path

Searched refs:rFPGA0_XB_HSSIParameter2 (Results 1 – 9 of 9) sorted by relevance

/linux-6.1.9/drivers/staging/rtl8192u/
Dr819xU_phyreg.h13 #define rFPGA0_XB_HSSIParameter2 0x82c macro
Dr819xU_phy.c616 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in rtl8192_InitBBRFRegDef()
/linux-6.1.9/drivers/staging/rtl8723bs/hal/
Drtl8723b_phycfg.c117 tmplong2 = PHY_QueryBBReg(Adapter, rFPGA0_XB_HSSIParameter2|MaskforPhySet, bMaskDWord); in phy_RFSerialRead_8723B()
119 …PHY_SetBBReg(Adapter, rFPGA0_XB_HSSIParameter2|MaskforPhySet, bMaskDWord, tmplong2&(~bLSSIReadEdge… in phy_RFSerialRead_8723B()
326 …pHalData->PHYRegDef[RF_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; /* wire control parameter2… in phy_InitBBRFRegisterDefinition()
/linux-6.1.9/drivers/staging/rtl8712/
Drtl871x_mp.c424 set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 1); in r8712_SwitchAntenna()
431 set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 2); in r8712_SwitchAntenna()
438 set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 2); in r8712_SwitchAntenna()
Drtl871x_mp_phy_regdef.h95 #define rFPGA0_XB_HSSIParameter2 0x82c macro
/linux-6.1.9/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h56 #define rFPGA0_XB_HSSIParameter2 0x82c macro
Dr8192E_phy.c405 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in _rtl92e_init_bb_rf_reg_def()
/linux-6.1.9/drivers/staging/r8188eu/include/
DHal8188EPhyReg.h67 #define rFPGA0_XB_HSSIParameter2 0x82c macro
/linux-6.1.9/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h105 #define rFPGA0_XB_HSSIParameter2 0x82c macro