Home
last modified time | relevance | path

Searched refs:out_be32 (Results 1 – 25 of 141) sorted by relevance

123456

/linux-6.1.9/arch/powerpc/platforms/52xx/
Dlite5200_pm.c131 out_be32(&xlb->snoop_window, sxlb.snoop_window); in lite5200_restore_regs()
132 out_be32(&xlb->master_priority, sxlb.master_priority); in lite5200_restore_regs()
133 out_be32(&xlb->master_pri_enable, sxlb.master_pri_enable); in lite5200_restore_regs()
136 out_be32(&xlb->int_enable, sxlb.int_enable); in lite5200_restore_regs()
137 out_be32(&xlb->config, sxlb.config); in lite5200_restore_regs()
148 out_be32(&cdm->clk_enables, scdm.clk_enables); in lite5200_restore_regs()
159 out_be32(&bes->taskBar, sbes.taskBar); in lite5200_restore_regs()
160 out_be32(&bes->currentPointer, sbes.currentPointer); in lite5200_restore_regs()
161 out_be32(&bes->endPointer, sbes.endPointer); in lite5200_restore_regs()
162 out_be32(&bes->variablePointer, sbes.variablePointer); in lite5200_restore_regs()
[all …]
Dmpc52xx_pci.c118 out_be32(hose->cfg_addr, in mpc52xx_pci_read_config()
158 out_be32(hose->cfg_addr, 0); in mpc52xx_pci_read_config()
175 out_be32(hose->cfg_addr, in mpc52xx_pci_write_config()
222 out_be32(hose->cfg_addr, 0); in mpc52xx_pci_write_config()
256 out_be32(&pci_regs->scr, tmp); in mpc52xx_pci_setup()
262 out_be32(&pci_regs->iw0btar, in mpc52xx_pci_setup()
275 out_be32(&pci_regs->iw1btar, in mpc52xx_pci_setup()
293 out_be32(&pci_regs->iw2btar, in mpc52xx_pci_setup()
300 out_be32(&pci_regs->iwcr, MPC52xx_PCI_IWCR_PACK(iwcr0, iwcr1, iwcr2)); in mpc52xx_pci_setup()
304 out_be32(&pci_regs->tbatr0, MPC52xx_PCI_TBATR_ENABLE | pci_phys); in mpc52xx_pci_setup()
[all …]
Dmpc52xx_pic.c148 out_be32(addr, in_be32(addr) | (1 << bitno)); in io_be_setbit()
153 out_be32(addr, in_be32(addr) & ~(1 << bitno)); in io_be_clrbit()
198 out_be32(&intr->ctrl, ctrl_reg); in mpc52xx_extirq_set_type()
282 out_be32(&sdma->IntPend, 1 << l2irq); in mpc52xx_sdma_ack()
426 out_be32(&sdma->IntPend, 0xffffffff); /* 1 means clear pending */ in mpc52xx_init_irq()
427 out_be32(&sdma->IntMask, 0xffffffff); /* 1 means disabled */ in mpc52xx_init_irq()
428 out_be32(&intr->per_mask, 0x7ffffc00); /* 1 means disabled */ in mpc52xx_init_irq()
429 out_be32(&intr->main_mask, 0x00010fff); /* 1 means disabled */ in mpc52xx_init_irq()
436 out_be32(&intr->ctrl, intr_ctrl); in mpc52xx_init_irq()
439 out_be32(&intr->per_pri1, 0); in mpc52xx_init_irq()
[all …]
Dmpc52xx_common.c73 out_be32(&xlb->master_pri_enable, 0xff); in mpc5200_setup_xlb_arbiter()
74 out_be32(&xlb->master_priority, 0x11111111); in mpc5200_setup_xlb_arbiter()
83 out_be32(&xlb->config, in_be32(&xlb->config) | MPC52xx_XLB_CFG_PLDIS); in mpc5200_setup_xlb_arbiter()
199 out_be32(&mpc52xx_cdm->clk_enables, val | mask); in mpc52xx_set_psc_clkdiv()
216 out_be32(&mpc52xx_wdt->mode, 0x00000000); in mpc52xx_restart()
217 out_be32(&mpc52xx_wdt->count, 0x000000ff); in mpc52xx_restart()
218 out_be32(&mpc52xx_wdt->mode, 0x00009004); in mpc52xx_restart()
276 out_be32(&simple_gpio->port_config, mux & (~gpio)); in mpc5200_psc_ac97_gpio_reset()
300 out_be32(&simple_gpio->port_config, mux); in mpc5200_psc_ac97_gpio_reset()
Dmpc52xx_lpbfifo.c76 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x01010000); in mpc52xx_lpbfifo_kick()
79 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x00000001); in mpc52xx_lpbfifo_kick()
98 out_be32(reg, *data++); in mpc52xx_lpbfifo_kick()
102 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x00000301); in mpc52xx_lpbfifo_kick()
112 out_be32(lpbfifo.regs + LPBFIFO_REG_FIFO_ALARM, 0x1e4); in mpc52xx_lpbfifo_kick()
116 out_be32(lpbfifo.regs + LPBFIFO_REG_FIFO_ALARM, 0x1ff); in mpc52xx_lpbfifo_kick()
159 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, bit_fields); in mpc52xx_lpbfifo_kick()
163 out_be32(lpbfifo.regs + LPBFIFO_REG_START_ADDRESS, in mpc52xx_lpbfifo_kick()
165 out_be32(lpbfifo.regs + LPBFIFO_REG_PACKET_SIZE, transfer_size); in mpc52xx_lpbfifo_kick()
170 out_be32(lpbfifo.regs + LPBFIFO_REG_CONTROL, bit_fields); in mpc52xx_lpbfifo_kick()
[all …]
/linux-6.1.9/arch/powerpc/sysdev/
Dfsl_rmu.c215 out_be32(&rmu->msg_regs->osr, RIO_MSG_OSR_TE); in fsl_rio_tx_handler()
221 out_be32(&rmu->msg_regs->osr, RIO_MSG_OSR_QOI); in fsl_rio_tx_handler()
234 out_be32(&rmu->msg_regs->osr, RIO_MSG_OSR_EOMI); in fsl_rio_tx_handler()
260 out_be32((void *)&rmu->msg_regs->isr, RIO_MSG_ISR_TE); in fsl_rio_rx_handler()
277 out_be32(&rmu->msg_regs->isr, RIO_MSG_ISR_DIQI); in fsl_rio_rx_handler()
303 out_be32(&fsl_dbell->dbell_regs->dsr, DOORBELL_DSR_TE); in fsl_rio_dbell_handler()
309 out_be32(&fsl_dbell->dbell_regs->dsr, DOORBELL_DSR_QFI); in fsl_rio_dbell_handler()
355 out_be32(&fsl_dbell->dbell_regs->dsr, DOORBELL_DSR_DIQI); in fsl_rio_dbell_handler()
366 out_be32((u32 *)(rio_regs_win + RIO_LTLEDCSR), 0); in msg_unit_error_handler()
368 out_be32((u32 *)(rmu_regs_win + RIO_IM0SR), IMSR_CLEAR); in msg_unit_error_handler()
[all …]
Dcpm2_pic.c88 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_mask_irq()
100 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_unmask_irq()
111 out_be32(&cpm2_intctl->ic_sipnrh + word, 1 << bit); in cpm2_ack()
123 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_end_irq()
182 out_be32(&cpm2_intctl->ic_siexr, vnew); in cpm2_set_irq_type()
242 out_be32(&cpm2_intctl->ic_simrh, 0x00000000); in cpm2_pic_init()
243 out_be32(&cpm2_intctl->ic_simrl, 0x00000000); in cpm2_pic_init()
248 out_be32(&cpm2_intctl->ic_sipnrh, 0xffffffff); in cpm2_pic_init()
249 out_be32(&cpm2_intctl->ic_sipnrl, 0xffffffff); in cpm2_pic_init()
260 out_be32(&cpm2_intctl->ic_scprrh, 0x05309770); in cpm2_pic_init()
[all …]
Dfsl_rio.c117 out_be32((u32 *)(rio_regs_win + RIO_LTLEDCSR), in fsl_rio_mcheck_exception()
170 out_be32(priv->regs_win + offset, data); in fsl_local_config_write()
209 out_be32(&priv->maint_atmu_regs->rowtar, in fsl_rio_config_read()
211 out_be32(&priv->maint_atmu_regs->rowtear, (destid >> 10)); in fsl_rio_config_read()
274 out_be32(&priv->maint_atmu_regs->rowtar, in fsl_rio_config_write()
276 out_be32(&priv->maint_atmu_regs->rowtear, (destid >> 10)); in fsl_rio_config_write()
287 out_be32((u32 *) data, val); in fsl_rio_config_write()
303 out_be32(&priv->inb_atmu_regs[i].riwar, 0); in fsl_rio_inbound_mem_init()
349 out_be32(&priv->inb_atmu_regs[i].riwtar, lstart >> RIWTAR_TRAD_VAL_SHIFT); in fsl_map_inb_mem()
350 out_be32(&priv->inb_atmu_regs[i].riwbar, rstart >> RIWBAR_BADD_VAL_SHIFT); in fsl_map_inb_mem()
[all …]
Dfsl_lbc.c163 out_be32(&fsl_lbc_ctrl_dev->regs->mar, mar); in fsl_upm_run_pattern()
173 out_be32(io_base, 0x0); in fsl_upm_run_pattern()
193 out_be32(&lbc->lteatr, 0); in fsl_lbc_ctrl_init()
194 out_be32(&lbc->ltear, 0); in fsl_lbc_ctrl_init()
195 out_be32(&lbc->lteccr, LTECCR_CLEAR); in fsl_lbc_ctrl_init()
196 out_be32(&lbc->ltedr, LTEDR_ENABLE); in fsl_lbc_ctrl_init()
224 out_be32(&lbc->ltesr, LTESR_CLEAR); in fsl_lbc_ctrl_irq()
225 out_be32(&lbc->lteatr, 0); in fsl_lbc_ctrl_irq()
226 out_be32(&lbc->ltear, 0); in fsl_lbc_ctrl_irq()
337 out_be32(&fsl_lbc_ctrl_dev->regs->lteir, LTEIR_ENABLE); in fsl_lbc_ctrl_probe()
/linux-6.1.9/arch/powerpc/platforms/8xx/
Dm8xx_setup.c92 out_be32(&clk_r1->cark_sccrk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
93 out_be32(&clk_r1->cark_sccrk, KAPWR_KEY); in mpc8xx_calibrate_decr()
127 out_be32(&sys_tmr1->sitk_tbscrk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
128 out_be32(&sys_tmr1->sitk_rtcsck, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
129 out_be32(&sys_tmr1->sitk_tbk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
130 out_be32(&sys_tmr1->sitk_tbscrk, KAPWR_KEY); in mpc8xx_calibrate_decr()
131 out_be32(&sys_tmr1->sitk_rtcsck, KAPWR_KEY); in mpc8xx_calibrate_decr()
132 out_be32(&sys_tmr1->sitk_tbk, KAPWR_KEY); in mpc8xx_calibrate_decr()
172 out_be32(&sys_tmr1->sitk_rtck, KAPWR_KEY); in mpc8xx_set_rtc_time()
173 out_be32(&sys_tmr2->sit_rtc, (u32)time); in mpc8xx_set_rtc_time()
[all …]
/linux-6.1.9/arch/powerpc/platforms/83xx/
Dsuspend.c133 out_be32(&pmc_regs->config1, reg_cfg1); in mpc83xx_change_state()
152 out_be32(&pmc_regs->event, event); in pmc_irq_handler()
161 out_be32(&syscr_regs->sicrl, saved_regs.sicrl); in mpc83xx_suspend_restore_regs()
162 out_be32(&syscr_regs->sicrh, saved_regs.sicrh); in mpc83xx_suspend_restore_regs()
163 out_be32(&clock_regs->sccr, saved_regs.sccr); in mpc83xx_suspend_restore_regs()
185 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
194 out_be32(&pmc_regs->config, PMCCR_SLPEN | PMCCR_DLPEN); in mpc83xx_suspend_enter()
204 out_be32(&pmc_regs->mask, PMCER_ALL); in mpc83xx_suspend_enter()
206 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
213 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
[all …]
/linux-6.1.9/drivers/net/ethernet/freescale/
Dfec_mpc52xx.c109 out_be32(&fec->paddr1, *(const u32 *)(&mac[0])); in mpc52xx_fec_set_paddr()
110 out_be32(&fec->paddr2, (*(const u16 *)(&mac[4]) << 16) | FEC_PADDR2_TYPE); in mpc52xx_fec_set_paddr()
191 out_be32(&fec->r_cntrl, rcntrl); in mpc52xx_fec_adjust_link()
192 out_be32(&fec->x_cntrl, tcntrl); in mpc52xx_fec_adjust_link()
456 out_be32(&fec->ievent, ievent); /* clear pending events */ in mpc52xx_fec_interrupt()
538 out_be32(&fec->mib_control, FEC_MIB_DISABLE); in mpc52xx_fec_reset_stats()
542 out_be32(&fec->mib_control, 0); in mpc52xx_fec_reset_stats()
560 out_be32(&fec->r_cntrl, rx_control); in mpc52xx_fec_set_multicast_list()
563 out_be32(&fec->r_cntrl, rx_control); in mpc52xx_fec_set_multicast_list()
566 out_be32(&fec->gaddr1, 0xffffffff); in mpc52xx_fec_set_multicast_list()
[all …]
/linux-6.1.9/drivers/edac/
Dmpc85xx_edac.c60 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect); in mpc85xx_pci_check()
79 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect); in mpc85xx_pci_check()
109 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, err_detect); in mpc85xx_pcie_check()
112 out_be32(pdata->pci_vbase + MPC85XX_PCI_GAS_TIMR, err_cap_stat | 0x1); in mpc85xx_pcie_check()
227 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR, ~0); in mpc85xx_pci_err_probe()
230 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, 0); in mpc85xx_pci_err_probe()
236 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_CAP_DR, 0x40); in mpc85xx_pci_err_probe()
242 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, ~0x40); in mpc85xx_pci_err_probe()
246 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, ~0); in mpc85xx_pci_err_probe()
249 out_be32(pdata->pci_vbase + MPC85XX_PCI_GAS_TIMR, 0x1); in mpc85xx_pci_err_probe()
[all …]
/linux-6.1.9/drivers/mtd/nand/raw/
Dfsl_elbc_nand.c167 out_be32(&lbc->fbar, page_addr >> 6); in set_addr()
168 out_be32(&lbc->fpar, in set_addr()
177 out_be32(&lbc->fbar, page_addr >> 5); in set_addr()
178 out_be32(&lbc->fpar, in set_addr()
211 out_be32(&lbc->fmr, priv->fmr | 3); in fsl_elbc_run_command()
213 out_be32(&lbc->mdr, elbc_fcm_ctrl->mdr); in fsl_elbc_run_command()
226 out_be32(&lbc->lsor, priv->bank); in fsl_elbc_run_command()
265 out_be32(&lbc->lteccr, 0x000F000F); /* clear lteccr */ in fsl_elbc_run_command()
282 out_be32(&lbc->fir, in fsl_elbc_do_read()
289 out_be32(&lbc->fcr, (NAND_CMD_READ0 << FCR_CMD0_SHIFT) | in fsl_elbc_do_read()
[all …]
/linux-6.1.9/arch/powerpc/platforms/512x/
Dmpc512x_shared.c50 out_be32(&reset_module_base->rpr, 0x52535445); in mpc512x_restart()
52 out_be32(&reset_module_base->rcr, 0x2); in mpc512x_restart()
277 out_be32(&diu_reg->gamma, virt_to_phys(&diu_shared_fb.gamma)); in mpc512x_init_diu()
278 out_be32(&diu_reg->desc[1], 0); in mpc512x_init_diu()
279 out_be32(&diu_reg->desc[2], 0); in mpc512x_init_diu()
280 out_be32(&diu_reg->desc[0], virt_to_phys(&diu_shared_fb.ad0)); in mpc512x_init_diu()
443 out_be32(&FIFOC(psc)->txsz, (fifobase << 16) | tx_fifo_size); in mpc512x_psc_fifo_init()
445 out_be32(&FIFOC(psc)->rxsz, (fifobase << 16) | rx_fifo_size); in mpc512x_psc_fifo_init()
449 out_be32(&FIFOC(psc)->txcmd, 0x80); in mpc512x_psc_fifo_init()
450 out_be32(&FIFOC(psc)->txcmd, 0x01); in mpc512x_psc_fifo_init()
[all …]
Dmpc512x_lpbfifo.c84 out_be32(&lpbfifo.regs->enable, in mpc512x_lpbfifo_irq()
89 out_be32(&lpbfifo.regs->status, MPC512X_SCLPC_SUCCESS); in mpc512x_lpbfifo_irq()
269 out_be32(&lpbfifo.regs->enable, in mpc512x_lpbfifo_kick()
271 out_be32(&lpbfifo.regs->enable, 0x0); in mpc512x_lpbfifo_kick()
280 out_be32(&lpbfifo.regs->fifo_ctrl, MPC512X_SCLPC_FIFO_CTRL(0x7)); in mpc512x_lpbfifo_kick()
281 out_be32(&lpbfifo.regs->fifo_alarm, MPC512X_SCLPC_FIFO_ALARM(0x200)); in mpc512x_lpbfifo_kick()
287 out_be32(&lpbfifo.regs->start_addr, lpbfifo.req->dev_phys_addr); in mpc512x_lpbfifo_kick()
299 out_be32(&lpbfifo.regs->ctrl, bits); in mpc512x_lpbfifo_kick()
308 out_be32(&lpbfifo.regs->enable, bits); in mpc512x_lpbfifo_kick()
312 out_be32(&lpbfifo.regs->pkt_size, bits); in mpc512x_lpbfifo_kick()
[all …]
/linux-6.1.9/sound/soc/fsl/
Dmpc5200_psc_ac97.c50 out_be32(&psc_dma->psc_regs->ac97_cmd, (1<<31) | ((reg & 0x7f) << 24)); in psc_ac97_read()
89 out_be32(&psc_dma->psc_regs->ac97_cmd, in psc_ac97_write()
102 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_AWR); in psc_ac97_warm_reset()
104 out_be32(&regs->sicr, psc_dma->sicr); in psc_ac97_warm_reset()
119 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_ACRB); in psc_ac97_cold_reset()
169 out_be32(&psc_dma->psc_regs->ac97_slots, 0x01000000); in psc_ac97_hw_digital_params()
171 out_be32(&psc_dma->psc_regs->ac97_slots, 0x03000000); in psc_ac97_hw_digital_params()
189 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots); in psc_ac97_trigger()
198 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots); in psc_ac97_trigger()
306 out_be32(&regs->sicr, psc_dma->sicr); in psc_ac97_of_probe()
[all …]
Dfsl_dma.c262 out_be32(&dma_channel->sr, sr2); in fsl_dma_isr()
441 out_be32(&dma_channel->clndar, in fsl_dma_open()
443 out_be32(&dma_channel->eclndar, in fsl_dma_open()
447 out_be32(&dma_channel->bcr, 0); in fsl_dma_open()
479 out_be32(&dma_channel->mr, mr); in fsl_dma_open()
612 out_be32(&dma_channel->mr, mr); in fsl_dma_hw_params()
748 out_be32(&dma_channel->mr, CCSR_DMA_MR_CA); in fsl_dma_hw_free()
749 out_be32(&dma_channel->mr, 0); in fsl_dma_hw_free()
752 out_be32(&dma_channel->sr, -1); in fsl_dma_hw_free()
753 out_be32(&dma_channel->clndar, 0); in fsl_dma_hw_free()
[all …]
/linux-6.1.9/drivers/video/fbdev/
Dplatinumfb.c279 out_be32(&platinum_regs->reg[24].r, 7); /* turn display off */ in platinum_set_hardware()
282 out_be32(&platinum_regs->reg[i+32].r, init->regs[i]); in platinum_set_hardware()
284 out_be32(&platinum_regs->reg[26+32].r, (pinfo->total_vram == 0x100000 ? in platinum_set_hardware()
287 out_be32(&platinum_regs->reg[16].r, (unsigned) pinfo->frame_buffer_phys+init->fb_offset+0x10); in platinum_set_hardware()
288 out_be32(&platinum_regs->reg[18].r, init->pitch[cmode]); in platinum_set_hardware()
289 out_be32(&platinum_regs->reg[19].r, (pinfo->total_vram == 0x100000 ? in platinum_set_hardware()
292 out_be32(&platinum_regs->reg[20].r, (pinfo->total_vram == 0x100000 ? 0x11 : 0x1011)); in platinum_set_hardware()
293 out_be32(&platinum_regs->reg[21].r, 0x100); in platinum_set_hardware()
294 out_be32(&platinum_regs->reg[22].r, 1); in platinum_set_hardware()
295 out_be32(&platinum_regs->reg[23].r, 1); in platinum_set_hardware()
[all …]
/linux-6.1.9/drivers/char/xilinx_hwicap/
Dfifo_icap.c97 out_be32(drvdata->base_address + XHI_WF_OFFSET, data); in fifo_icap_fifo_write()
121 out_be32(drvdata->base_address + XHI_SZ_OFFSET, data); in fifo_icap_set_read_size()
130 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_WRITE_MASK); in fifo_icap_start_config()
140 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_READ_MASK); in fifo_icap_start_readback()
366 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_reset()
369 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_reset()
387 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_flush_fifo()
390 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_flush_fifo()
/linux-6.1.9/arch/powerpc/platforms/cell/
Dspider-pic.c75 out_be32(cfg, in_be32(cfg) | 0x30000000u); in spider_unmask_irq()
83 out_be32(cfg, in_be32(cfg) & ~0x30000000u); in spider_mask_irq()
101 out_be32(pic->regs + TIR_EDC, 0x100 | (src & 0xf)); in spider_ack_irq()
144 out_be32(cfg, old_mask | (ic << 24) | (0x7 << 16) | in spider_set_irq_type()
146 out_be32(cfg + 4, (0x2 << 16) | (hw & 0xff)); in spider_set_irq_type()
293 out_be32(cfg, in_be32(cfg) & ~0x30000000u); in spider_init_one()
297 out_be32(pic->regs + TIR_MSK, 0x0); in spider_init_one()
300 out_be32(pic->regs + TIR_PIEN, in_be32(pic->regs + TIR_PIEN) | 0x1); in spider_init_one()
313 out_be32(pic->regs + TIR_DEN, in_be32(pic->regs + TIR_DEN) | 0x1); in spider_init_one()
/linux-6.1.9/drivers/spi/
Dspi-mpc512x-psc.c117 out_be32(psc_addr(mps, sicr), sicr); in mpc512x_psc_spi_activate_cs()
127 out_be32(psc_addr(mps, ccr), ccr); in mpc512x_psc_spi_activate_cs()
202 out_be32(&fifo->txisr, MPC512x_PSC_FIFO_EMPTY); in mpc512x_psc_spi_transfer_rxtx()
203 out_be32(&fifo->tximr, MPC512x_PSC_FIFO_EMPTY); in mpc512x_psc_spi_transfer_rxtx()
368 out_be32(&fifo->tximr, 0); in mpc512x_psc_spi_unprep_xfer_hw()
417 out_be32(&fifo->tximr, 0); in mpc512x_psc_spi_port_config()
418 out_be32(&fifo->rximr, 0); in mpc512x_psc_spi_port_config()
430 out_be32(psc_addr(mps, sicr), sicr); in mpc512x_psc_spi_port_config()
437 out_be32(psc_addr(mps, ccr), ccr); in mpc512x_psc_spi_port_config()
444 out_be32(&fifo->rxalarm, 0xfff); in mpc512x_psc_spi_port_config()
[all …]
Dspi-fsl-cpm.c58 out_be32(&mspi->pram->rstate, 0); in fsl_spi_cpm_reinit_txrx()
61 out_be32(&mspi->pram->tstate, 0); in fsl_spi_cpm_reinit_txrx()
82 out_be32(&rx_bd->cbd_bufaddr, mspi->rx_dma); in fsl_spi_cpm_bufs_start()
84 out_be32(&rx_bd->cbd_bufaddr, mspi->rx_dma + xfer_ofs); in fsl_spi_cpm_bufs_start()
89 out_be32(&tx_bd->cbd_bufaddr, mspi->tx_dma); in fsl_spi_cpm_bufs_start()
91 out_be32(&tx_bd->cbd_bufaddr, mspi->tx_dma + xfer_ofs); in fsl_spi_cpm_bufs_start()
359 out_be32(&mspi->pram->rstate, 0); in fsl_spi_cpm_init()
360 out_be32(&mspi->pram->rdp, 0); in fsl_spi_cpm_init()
363 out_be32(&mspi->pram->rxtmp, 0); in fsl_spi_cpm_init()
364 out_be32(&mspi->pram->tstate, 0); in fsl_spi_cpm_init()
[all …]
/linux-6.1.9/arch/powerpc/sysdev/ge/
Dge_pic.c122 out_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_MASK(0), mask); in gef_pic_mask()
143 out_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_MASK(0), mask); in gef_pic_unmask()
201 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU0_INTR_MASK, 0); in gef_pic_init()
202 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU1_INTR_MASK, 0); in gef_pic_init()
204 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU0_MCP_MASK, 0); in gef_pic_init()
205 out_be32(gef_pic_irq_reg_base + GEF_PIC_CPU1_MCP_MASK, 0); in gef_pic_init()
/linux-6.1.9/arch/powerpc/platforms/cell/spufs/
Dhw_ops.c112 out_be32(&prob->spu_mb_W, data); in spu_hw_wbox_write()
126 out_be32(&ctx->spu->problem->signal_notify1, data); in spu_hw_signal1_write()
131 out_be32(&ctx->spu->problem->signal_notify2, data); in spu_hw_signal2_write()
183 out_be32(&ctx->spu->problem->spu_npc_RW, val); in spu_hw_npc_write()
212 out_be32(&ctx->spu->problem->spu_runcntl_RW, val); in spu_hw_runcntl_write()
219 out_be32(&ctx->spu->problem->spu_runcntl_RW, SPU_RUNCNTL_STOP); in spu_hw_runcntl_stop()
257 out_be32(&prob->dma_querymask_RW, mask); in spu_hw_set_mfc_query()
258 out_be32(&prob->dma_querytype_RW, mode); in spu_hw_set_mfc_query()
281 out_be32(&prob->mfc_lsa_W, cmd->lsa); in spu_hw_send_mfc_command()
283 out_be32(&prob->mfc_union_W.by32.mfc_size_tag32, in spu_hw_send_mfc_command()
[all …]

123456