| /linux-6.1.9/drivers/clk/imx/ |
| D | clk-composite-93.c | 91 return clk_divider_ops.recalc_rate(hw, parent_rate); in imx93_clk_composite_divider_recalc_rate()
97 return clk_divider_ops.round_rate(hw, rate, prate); in imx93_clk_composite_divider_round_rate()
103 return clk_divider_ops.determine_rate(hw, req); in imx93_clk_composite_divider_determine_rate()
|
| D | clk-fixup-div.c | 115 fixup_div->ops = &clk_divider_ops; in imx_clk_hw_fixup_divider()
|
| D | clk-busy.c | 96 busy->div_ops = &clk_divider_ops; in imx_clk_hw_busy_divider()
|
| D | clk-divider-gate.c | 70 return clk_divider_ops.determine_rate(hw, req); in clk_divider_determine_rate()
|
| D | clk-composite-8m.c | 207 divider_ops = &clk_divider_ops; in __imx8m_clk_hw_composite()
|
| /linux-6.1.9/drivers/clk/st/ |
| D | clk-flexgen.c | 149 mid_rate = clk_divider_ops.recalc_rate(pdiv_hw, parent_rate); in flexgen_recalc_rate()
151 return clk_divider_ops.recalc_rate(fdiv_hw, mid_rate); in flexgen_recalc_rate()
184 clk_divider_ops.set_rate(pdiv_hw, parent_rate, parent_rate); in flexgen_set_rate()
185 ret = clk_divider_ops.set_rate(fdiv_hw, rate, rate * div); in flexgen_set_rate()
187 clk_divider_ops.set_rate(fdiv_hw, parent_rate, parent_rate); in flexgen_set_rate()
188 ret = clk_divider_ops.set_rate(pdiv_hw, rate, rate * div); in flexgen_set_rate()
|
| /linux-6.1.9/drivers/clk/mmp/ |
| D | clk-audio.c | 263 &priv->sspa_mux.hw, &clk_divider_ops, in register_clocks()
285 &priv->sspa_mux.hw, &clk_divider_ops, 0); in register_clocks()
316 &priv->sspa1_mux.hw, &clk_divider_ops, 0); in register_clocks()
|
| /linux-6.1.9/drivers/clk/ |
| D | clk-fsl-sai.c | 64 &clk_divider_ops, in fsl_sai_clk_probe()
|
| D | clk-divider.c | 522 const struct clk_ops clk_divider_ops = { variable
528 EXPORT_SYMBOL_GPL(clk_divider_ops);
565 init.ops = &clk_divider_ops; in __clk_hw_register_divider()
|
| D | clk-stm32h7.c | 396 gcfg->div->ops : &clk_divider_ops; in get_cfg_composite_div()
845 return clk_divider_ops.recalc_rate(hw, parent_rate); in odf_divider_recalc_rate()
851 return clk_divider_ops.determine_rate(hw, req); in odf_divider_determine_rate()
868 ret = clk_divider_ops.set_rate(hw, rate, parent_rate); in odf_divider_set_rate()
|
| D | clk-stm32f4.c | 705 return clk_divider_ops.recalc_rate(hw, parent_rate); in stm32f4_pll_div_recalc_rate()
711 return clk_divider_ops.determine_rate(hw, req); in stm32f4_pll_div_determine_rate()
727 ret = clk_divider_ops.set_rate(hw, rate, parent_rate); in stm32f4_pll_div_set_rate()
|
| D | clk-stm32mp1.c | 653 div_ops = &clk_divider_ops; in clk_stm32_register_composite()
1073 return clk_divider_ops.recalc_rate(hw, parent_rate); in clk_divider_rtc_recalc_rate()
1082 return clk_divider_ops.set_rate(hw, rate, parent_rate); in clk_divider_rtc_set_rate()
1090 return clk_divider_ops.determine_rate(hw, req); in clk_divider_rtc_determine_rate()
|
| /linux-6.1.9/drivers/clk/sunxi/ |
| D | clk-sun8i-mbus.c | 79 &div->hw, &clk_divider_ops, in sun8i_a23_mbus_setup()
|
| D | clk-a10-ve.c | 122 &div->hw, &clk_divider_ops, in sun4i_ve_clk_setup()
|
| D | clk-sun4i-display.c | 161 data->has_div ? &clk_divider_ops : NULL, in sun4i_a10_display_init()
|
| /linux-6.1.9/drivers/clk/mxs/ |
| D | clk-div.c | 96 div->ops = &clk_divider_ops; in mxs_clk_div()
|
| /linux-6.1.9/drivers/spi/ |
| D | spi-meson-spicc.c | 561 return clk_divider_ops.recalc_rate(hw, parent_rate); in meson_spicc_pow2_recalc_rate()
573 return clk_divider_ops.determine_rate(hw, req); in meson_spicc_pow2_determine_rate()
585 return clk_divider_ops.set_rate(hw, rate, parent_rate); in meson_spicc_pow2_set_rate()
702 init.ops = &clk_divider_ops; in meson_spicc_enh_clk_init()
|
| /linux-6.1.9/drivers/mmc/host/ |
| D | meson-mx-sdhc-clkc.c | 109 &clk_divider_ops, in meson_mx_sdhc_register_clkc()
|
| /linux-6.1.9/drivers/clk/renesas/ |
| D | rcar-cpg-lib.c | 151 &rpc->div.hw, &clk_divider_ops, in cpg_rpc_clk_register()
|
| D | rcar-gen2-cpg.c | 237 &div->hw, &clk_divider_ops, in cpg_adsp_clk_register()
|
| /linux-6.1.9/drivers/clk/microchip/ |
| D | clk-mpfs.c | 218 .cfg.hw.init = CLK_HW_INIT(_name, _parent, &clk_divider_ops, 0), \
242 CLK_HW_INIT_PARENTS_DATA("clk_rtcref", mpfs_ext_ref, &clk_divider_ops, 0),
|
| D | clk-mpfs-ccc.c | 173 out_hw->divider.hw.init = CLK_HW_INIT_HW(name, &parent->hw, &clk_divider_ops, 0); in mpfs_ccc_register_outputs()
|
| /linux-6.1.9/drivers/clk/davinci/ |
| D | pll.c | 242 const struct clk_ops *divider_ops = &clk_divider_ops; in davinci_pll_div_register()
619 ÷r->hw, &clk_divider_ops, in davinci_pll_obsclk_register()
681 const struct clk_ops *divider_ops = &clk_divider_ops; in davinci_pll_sysclk_register()
|
| /linux-6.1.9/drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac-meson8b.c | 185 &clk_divider_ops, in meson8b_init_rgmii_tx_clk()
|
| /linux-6.1.9/drivers/clk/mediatek/ |
| D | clk-mtk.c | 264 div_ops = &clk_divider_ops; in mtk_clk_register_composite()
|