Home
last modified time | relevance | path

Searched refs:c6 (Results 1 – 25 of 62) sorted by relevance

123

/linux-6.1.9/arch/arm/mm/
Dproc-arm940.S51 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
108 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
184 2: mcr p15, 0, r3, c7, c6, 2 @ flush D entry
233 mcr p15, 0, r3, c7, c6, 2 @ invalidate D entry
276 mcr p15, 0, r0, c7, c6, 0 @ invalidate D cache
279 mcr p15, 0, r0, c6, c3, 0 @ disable data area 3~7
280 mcr p15, 0, r0, c6, c4, 0
281 mcr p15, 0, r0, c6, c5, 0
282 mcr p15, 0, r0, c6, c6, 0
283 mcr p15, 0, r0, c6, c7, 0
[all …]
Dproc-arm740.S64 mcr p15, 0, r0, c6, c3 @ disable area 3~7
65 mcr p15, 0, r0, c6, c4
66 mcr p15, 0, r0, c6, c5
67 mcr p15, 0, r0, c6, c6
68 mcr p15, 0, r0, c6, c7
71 mcr p15, 0, r0, c6, c0 @ set area 0, default
81 mcr p15, 0, r0, c6, c1 @ set area 1, RAM
94 2: mcr p15, 0, r0, c6, c2 @ set area 2, ROM/FLASH
Dproc-arm946.S58 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
103 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
137 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
140 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
233 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
277 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
329 mcr p15, 0, r0, c7, c6, 0 @ invalidate D cache
332 mcr p15, 0, r0, c6, c3, 0 @ disable memory region 3~7
333 mcr p15, 0, r0, c6, c4, 0
334 mcr p15, 0, r0, c6, c5, 0
[all …]
Dpmsa-v7.c38 #define DRBAR __ACCESS_CP15(c6, 0, c1, 0)
39 #define IRBAR __ACCESS_CP15(c6, 0, c1, 1)
40 #define DRSR __ACCESS_CP15(c6, 0, c1, 2)
41 #define IRSR __ACCESS_CP15(c6, 0, c1, 3)
42 #define DRACR __ACCESS_CP15(c6, 0, c1, 4)
43 #define IRACR __ACCESS_CP15(c6, 0, c1, 5)
44 #define RNGNR __ACCESS_CP15(c6, 0, c2, 0)
Dcache-v4wt.S71 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
89 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
157 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
Dtlb-v4wb.S41 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
62 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
Dtlb-v4wbi.S41 mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
53 mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
Dcache-v4wb.S118 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
165 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
192 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
Dproc-arm925.S166 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
196 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
199 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
291 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
333 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
395 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
Dproc-arm926.S132 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
159 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
162 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
254 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
296 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
358 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
Dtlb-v6.S46 mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA (was 1)
75 mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA
Dpmsa-v8.c21 #define PRSEL __ACCESS_CP15(c6, 0, c2, 1)
22 #define PRBAR __ACCESS_CP15(c6, 0, c3, 0)
23 #define PRLAR __ACCESS_CP15(c6, 0, c3, 1)
Dpabort-v7.S19 mrc p15, 0, r0, c6, c0, 2 @ get IFAR
Dabort-ev7.S18 mrc p15, 0, r0, c6, c0, 0 @ get FAR
Dproc-xscale.S239 mcr p15, 0, r0, c7, c6, 1 @ Invalidate D cache line
306 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
332 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
367 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
532 mrc p14, 0, r4, c6, c0, 0 @ clock configuration, for turbo mode
548 mcr p14, 0, r4, c6, c0, 0 @ clock configuration, turbo mode.
Dabort-ev4.S21 mrc p15, 0, r0, c6, c0, 0 @ get FAR
Dabort-ev4t.S22 mrc p15, 0, r0, c6, c0, 0 @ get FAR
Dabort-ev5t.S22 mrc p15, 0, r0, c6, c0, 0 @ get FAR
Dabort-ev5tj.S22 mrc p15, 0, r0, c6, c0, 0 @ get FAR
Dabort-ev6.S22 mrc p15, 0, r0, c6, c0, 0 @ get FAR
/linux-6.1.9/drivers/gpu/drm/nouveau/nvkm/engine/sec/fuc/
Dg98.fuc0s520 cxsout $c6
541 cxor $c6 $c0
542 cenc $c6 $c6
543 cxsout $c6
549 cmov $c2 $c6
550 cxsin $c6
551 cdec $c0 $c6
559 cxor $c6 $c0
560 cenc $c6 $c6
561 cxsout $c6
[all …]
/linux-6.1.9/arch/arm/kernel/
Dhead-nommu.S220 mcr p15, 0, \tmp, c6, c2, 0 @ Write RGNR
225 mcr p15, 0, \bar, c6, c1, (0 + \side) @ I/DRBAR
226 mcr p15, 0, \acr, c6, c1, (4 + \side) @ I/DRACR
227 mcr p15, 0, \sr, c6, c1, (2 + \side) @ I/DRSR
338 AR_CLASS(mcr p15, 0, r0, c6, c2, 1) @ PRSEL
351 AR_CLASS(mcr p15, 0, r5, c6, c8, 0) @ PRBAR0
352 AR_CLASS(mcr p15, 0, r6, c6, c8, 1) @ PRLAR0
365 AR_CLASS(mcr p15, 0, r5, c6, c8, 4) @ PRBAR1
366 AR_CLASS(mcr p15, 0, r6, c6, c8, 5) @ PRLAR1
389 AR_CLASS(mcr p15, 0, r5, c6, c9, 0) @ PRBAR2
[all …]
/linux-6.1.9/arch/arm/include/asm/hardware/
Dcp14.h48 #define RCP14_DBGWFAR() MRC14(0, c0, c6, 0)
63 #define RCP14_DBGBVR6() MRC14(0, c0, c6, 4)
79 #define RCP14_DBGBCR6() MRC14(0, c0, c6, 5)
95 #define RCP14_DBGWVR6() MRC14(0, c0, c6, 6)
111 #define RCP14_DBGWCR6() MRC14(0, c0, c6, 7)
128 #define RCP14_DBGBXVR6() MRC14(0, c1, c6, 1)
153 #define WCP14_DBGWFAR(val) MCR14(val, 0, c0, c6, 0)
168 #define WCP14_DBGBVR6(val) MCR14(val, 0, c0, c6, 4)
184 #define WCP14_DBGBCR6(val) MCR14(val, 0, c0, c6, 5)
200 #define WCP14_DBGWVR6(val) MCR14(val, 0, c0, c6, 6)
[all …]
/linux-6.1.9/arch/powerpc/crypto/
Daes-tab-4k.S33 .long R(c6, 63, 63, a5), R(f8, 7c, 7c, 84)
132 .long R(73, b4, b4, c7), R(97, c6, c6, 51)
156 .long R(84, 42, 42, c6), R(d0, 68, 68, b8)
175 .long R(8d, 46, 97, a3), R(6b, d3, f9, c6)
232 .long R(8b, 43, 29, 76), R(cb, 23, c6, dc)
235 .long R(13, 97, 22, 40), R(84, c6, 11, 20)
263 .long R(c6, a5, 94, 30), R(35, a2, 66, c0)
/linux-6.1.9/tools/perf/arch/s390/include/
Ddwarf-regs-table.h36 REG_DWARFNUM_NAME(c6, 38),

123