Home
last modified time | relevance | path

Searched refs:VC4_GET_FIELD (Results 1 – 8 of 8) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/vc4/
Dvc4_v3d.c106 uint32_t nslc = VC4_GET_FIELD(ident1, V3D_IDENT1_NSLC); in vc4_v3d_debugfs_ident()
107 uint32_t tups = VC4_GET_FIELD(ident1, V3D_IDENT1_TUPS); in vc4_v3d_debugfs_ident()
108 uint32_t qups = VC4_GET_FIELD(ident1, V3D_IDENT1_QUPS); in vc4_v3d_debugfs_ident()
111 VC4_GET_FIELD(ident1, V3D_IDENT1_REV)); in vc4_v3d_debugfs_ident()
116 VC4_GET_FIELD(ident1, V3D_IDENT1_NSEM)); in vc4_v3d_debugfs_ident()
Dvc4_validate.c587 uint32_t miplevels = VC4_GET_FIELD(p0, VC4_TEX_P0_MIPLVLS); in reloc_tex()
588 uint32_t width = VC4_GET_FIELD(p1, VC4_TEX_P1_WIDTH); in reloc_tex()
589 uint32_t height = VC4_GET_FIELD(p1, VC4_TEX_P1_HEIGHT); in reloc_tex()
621 if (VC4_GET_FIELD(p2, VC4_TEX_P2_PTYPE) == in reloc_tex()
624 if (VC4_GET_FIELD(p3, VC4_TEX_P2_PTYPE) == in reloc_tex()
639 type = (VC4_GET_FIELD(p0, VC4_TEX_P0_TYPE) | in reloc_tex()
640 (VC4_GET_FIELD(p1, VC4_TEX_P1_TYPE4) << 4)); in reloc_tex()
Dvc4_render_cl.c440 uint8_t tiling = VC4_GET_FIELD(surf->bits, in vc4_rcl_surface_setup()
442 uint8_t buffer = VC4_GET_FIELD(surf->bits, in vc4_rcl_surface_setup()
444 uint8_t format = VC4_GET_FIELD(surf->bits, in vc4_rcl_surface_setup()
539 uint8_t tiling = VC4_GET_FIELD(surf->bits, in vc4_rcl_render_config_surface_setup()
541 uint8_t format = VC4_GET_FIELD(surf->bits, in vc4_rcl_render_config_surface_setup()
Dvc4_hvs.c116 dispstat = VC4_GET_FIELD(HVS_READ(SCALER_DISPSTATX(i)), in vc4_hvs_debugfs_dlist()
135 VC4_GET_FIELD(dlist_word, in vc4_hvs_debugfs_dlist()
269 field = VC4_GET_FIELD(HVS_READ(SCALER_DISPSTAT1), in vc4_hvs_get_fifo_frame_count()
273 field = VC4_GET_FIELD(HVS_READ(SCALER_DISPSTAT1), in vc4_hvs_get_fifo_frame_count()
277 field = VC4_GET_FIELD(HVS_READ(SCALER_DISPSTAT2), in vc4_hvs_get_fifo_frame_count()
425 WARN_ON_ONCE(VC4_GET_FIELD(HVS_READ(SCALER_DISPSTATX(chan)), in vc4_hvs_stop_channel()
Dvc4_crtc.c81 u32 top = VC4_GET_FIELD(dispbase, SCALER_DISPBASEX_TOP) & ~3; in vc4_crtc_get_cob_allocation()
82 u32 base = VC4_GET_FIELD(dispbase, SCALER_DISPBASEX_BASE) & ~3; in vc4_crtc_get_cob_allocation()
123 *vpos = VC4_GET_FIELD(val, SCALER_DISPSTATX_LINE); in vc4_crtc_get_scanout_position()
533 encoder_sel = VC4_GET_FIELD(CRTC_READ(PV_CONTROL), PV_CONTROL_CLK_SELECT); in vc4_crtc_disable_at_boot()
Dvc4_dsi.c1272 u32 rxlen = VC4_GET_FIELD(rxpkt1h, in vc4_dsi_host_transfer()
1287 msg_rx[0] = VC4_GET_FIELD(rxpkt1h, in vc4_dsi_host_transfer()
1290 msg_rx[1] = VC4_GET_FIELD(rxpkt1h, in vc4_dsi_host_transfer()
Dvc4_regs.h20 #define VC4_GET_FIELD(word, field) FIELD_GET(field##_MASK, word) macro
Dvc4_kms.c294 VC4_GET_FIELD(HVS_READ(SCALER_DISPCTRL), in vc5_hvs_pv_muxing_commit()