Searched refs:PD0 (Results 1 – 19 of 19) sorted by relevance
| /linux-6.1.9/Documentation/hwmon/ |
| D | max197.rst | 47 7,6 PD1,PD0 Clock and Power-Down modes
|
| /linux-6.1.9/arch/arm/boot/dts/ |
| D | at91sam9m10g45ek.dts | 161 <AT91_PIOD 0 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PD0 periph B */
|
| D | sunxi-h3-h5.dtsi | 418 pins = "PD0", "PD1", "PD2", "PD3", "PD4",
|
| D | at91sam9g45.dtsi | 462 <AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD0 periph A */
|
| D | sama5d3.dtsi | 706 AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PD0 periph A MCI0_CDA with pullup */
|
| D | sun9i-a80.dtsi | 997 pins = "PD0", "PD1", "PD2", "PD3",
|
| D | sun6i-a31.dtsi | 678 pins = "PD0", "PD1", "PD2", "PD3",
|
| D | sun7i-a20.dtsi | 937 pins = "PD0", "PD1", "PD2", "PD3", "PD4",
|
| /linux-6.1.9/arch/mips/boot/dts/ingenic/ |
| D | qi_lb60.dts | 343 pins = "PD0", "PD2";
|
| /linux-6.1.9/arch/arm64/boot/dts/allwinner/ |
| D | sun50i-a64.dtsi | 726 pins = "PD0", "PD1", "PD2", "PD3", "PD4",
797 pins = "PD0", "PD1", "PD2", "PD3";
822 pins = "PD0", "PD1";
|
| D | sun50i-h6.dtsi | 331 pins = "PD0", "PD1", "PD2", "PD3", "PD4",
|
| /linux-6.1.9/arch/powerpc/boot/dts/ |
| D | kmeter1.dts | 223 3 0 1 0 1 0 /* TxD0 (PD0, out, f1) */
|
| /linux-6.1.9/drivers/pinctrl/renesas/ |
| D | pfc-shx3.c | 323 PINMUX_GPIO(PD0),
|
| D | pfc-sh7786.c | 445 PINMUX_GPIO(PD0),
|
| D | pfc-sh7785.c | 709 PINMUX_GPIO(PD0),
|
| D | pfc-sh7203.c | 760 PINMUX_GPIO(PD0),
|
| D | pfc-sh7264.c | 1128 PINMUX_GPIO(PD0),
|
| D | pfc-sh7269.c | 1509 PINMUX_GPIO(PD0),
|
| /linux-6.1.9/drivers/iommu/ |
| D | msm_iommu_hw-8xxx.h | 588 #define SET_PD0(b, c, v) SET_CONTEXT_FIELD(b, c, TTBCR, PD0, v)
775 #define GET_PD0(b, c) GET_CONTEXT_FIELD(b, c, TTBCR, PD0)
1155 #define PD0 (PD0_MASK << PD0_SHIFT) macro
|