Searched refs:DISP_CC_MDSS_AHB_CLK (Results 1 – 25 of 36) sorted by relevance
12
| /linux-6.1.9/include/dt-bindings/clock/ ! |
| D | qcom,dispcc-qcm2290.h | 11 #define DISP_CC_MDSS_AHB_CLK 1 macro
|
| D | qcom,sm6115-dispcc.h | 12 #define DISP_CC_MDSS_AHB_CLK 2 macro
|
| D | qcom,dispcc-sm6125.h | 10 #define DISP_CC_MDSS_AHB_CLK 1 macro
|
| D | qcom,dispcc-sc7180.h | 11 #define DISP_CC_MDSS_AHB_CLK 2 macro
|
| D | qcom,dispcc-sm6350.h | 12 #define DISP_CC_MDSS_AHB_CLK 1 macro
|
| D | qcom,dispcc-sdm845.h | 10 #define DISP_CC_MDSS_AHB_CLK 0 macro
|
| D | qcom,dispcc-sc7280.h | 11 #define DISP_CC_MDSS_AHB_CLK 1 macro
|
| D | qcom,dispcc-sm8150.h | 10 #define DISP_CC_MDSS_AHB_CLK 0 macro
|
| D | qcom,dispcc-sm8250.h | 10 #define DISP_CC_MDSS_AHB_CLK 0 macro
|
| D | qcom,dispcc-sm8350.h | 10 #define DISP_CC_MDSS_AHB_CLK 0 macro
|
| D | qcom,sm8450-dispcc.h | 11 #define DISP_CC_MDSS_AHB_CLK 1 macro
|
| /linux-6.1.9/Documentation/devicetree/bindings/display/msm/ ! |
| D | dsi-phy-14nm.yaml | 62 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dsi-phy-20nm.yaml | 66 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dpu-sc7280.yaml | 178 <&dispcc DISP_CC_MDSS_AHB_CLK>,
203 <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dpu-sc7180.yaml | 180 <&dispcc DISP_CC_MDSS_AHB_CLK>,
202 <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dsi-phy-28nm.yaml | 68 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dsi-phy-7nm.yaml | 69 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dsi-phy-10nm.yaml | 93 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dp-controller.yaml | 160 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dsi-controller-main.yaml | 163 <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dpu-sdm845.yaml | 186 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| D | dpu-qcm2290.yaml | 197 <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
| /linux-6.1.9/drivers/clk/qcom/ ! |
| D | dispcc-qcm2290.c | 468 [DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr,
|
| D | dispcc-sm6115.c | 531 [DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr,
|
| D | dispcc-sc7180.c | 643 [DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr,
|
12