/linux-6.1.9/include/dt-bindings/clock/ |
D | mt7986-clk.h | 14 #define CLK_APMIXED_MMPLL 2 macro
|
D | mt8135-clk.h | 112 #define CLK_APMIXED_MMPLL 5 macro
|
D | mt8516-clk.h | 16 #define CLK_APMIXED_MMPLL 3 macro
|
D | mediatek,mt6795-clk.h | 144 #define CLK_APMIXED_MMPLL 3 macro
|
D | mt8173-clk.h | 160 #define CLK_APMIXED_MMPLL 5 macro
|
D | mt6765-clk.h | 15 #define CLK_APMIXED_MMPLL 5 macro
|
D | mediatek,mt8365-clk.h | 236 #define CLK_APMIXED_MMPLL 5 macro
|
D | mt6779-clk.h | 174 #define CLK_APMIXED_MMPLL 9 macro
|
D | mt8183-clk.h | 17 #define CLK_APMIXED_MMPLL 6 macro
|
D | mt8186-clk.h | 270 #define CLK_APMIXED_MMPLL 6 macro
|
D | mt2712-clk.h | 23 #define CLK_APMIXED_MMPLL 11 macro
|
D | mt2701-clk.h | 178 #define CLK_APMIXED_MMPLL 4 macro
|
D | mt8192-clk.h | 305 #define CLK_APMIXED_MMPLL 4 macro
|
D | mt8195-clk.h | 365 #define CLK_APMIXED_MMPLL 6 macro
|
/linux-6.1.9/drivers/clk/mediatek/ |
D | clk-mt7986-apmixed.c | 49 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0220, 0x022C, 0x0, 0, 32,
|
D | clk-mt8186-apmixedsys.c | 61 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0254, 0x0260, 0,
|
D | clk-mt6795-apmixedsys.c | 51 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x240, 0x24c, 0, 0, 21, 0x244, 24, 0x0, 0x244, 0),
|
D | clk-mt8195-apmixedsys.c | 72 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x00e0, 0x00f0, 0xff000000,
|
D | clk-mt8135.c | 637 …PLL(CLK_APMIXED_MMPLL, "mmpll", 0x254, 0x26c, 0xf0000000, HAVE_RST_BAR, 21, 0x254, 6, 0x0, 0x258, …
|
D | clk-mt8516.c | 780 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0160, 0x0170, 0, 0,
|
D | clk-mt8167.c | 1026 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0160, 0x0170, 0, 0,
|
D | clk-mt2701.c | 964 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x230, 0x23c, 0, 0,
|
D | clk-mt6779.c | 1206 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0280, 0x028C, 0,
|
D | clk-mt2712.c | 1248 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0250, 0x0260, 0x00000100,
|
D | clk-mt6765.c | 762 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x025C, 0x0268, 0,
|