Searched refs:CGU_CLK_DIV (Results 1 – 9 of 9) sorted by relevance
| /linux-6.1.9/drivers/clk/ingenic/ |
| D | jz4740-cgu.c | 95 "pll half", CGU_CLK_DIV,
104 "cclk", CGU_CLK_DIV,
118 "hclk", CGU_CLK_DIV,
127 "pclk", CGU_CLK_DIV,
136 "mclk", CGU_CLK_DIV,
150 "lcd", CGU_CLK_DIV | CGU_CLK_GATE,
160 "lcd_pclk", CGU_CLK_DIV,
166 "i2s", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
174 "spi", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
182 "mmc", CGU_CLK_DIV | CGU_CLK_GATE,
[all …]
|
| D | jz4770-cgu.c | 151 "cclk", CGU_CLK_DIV,
164 "h0clk", CGU_CLK_DIV,
172 "h1clk", CGU_CLK_DIV | CGU_CLK_GATE,
181 "h2clk", CGU_CLK_DIV,
189 "c1clk", CGU_CLK_DIV | CGU_CLK_GATE,
198 "pclk", CGU_CLK_DIV,
209 "mmc0_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
216 "mmc1_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
223 "mmc2_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
230 "cim", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
[all …]
|
| D | jz4760-cgu.c | 145 "cclk", CGU_CLK_DIV,
158 "hclk", CGU_CLK_DIV,
166 "sclk", CGU_CLK_DIV,
174 "h2clk", CGU_CLK_DIV,
182 "mclk", CGU_CLK_DIV,
195 "pclk", CGU_CLK_DIV,
206 "pll0_half", CGU_CLK_DIV,
217 "uhc", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
224 "gpu", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
231 "lpclk_div", CGU_CLK_DIV | CGU_CLK_MUX,
[all …]
|
| D | jz4725b-cgu.c | 80 "pll half", CGU_CLK_DIV,
89 "cclk", CGU_CLK_DIV,
103 "hclk", CGU_CLK_DIV,
112 "pclk", CGU_CLK_DIV,
121 "mclk", CGU_CLK_DIV,
135 "ipu", CGU_CLK_DIV | CGU_CLK_GATE,
145 "lcd", CGU_CLK_DIV | CGU_CLK_GATE,
152 "i2s", CGU_CLK_MUX | CGU_CLK_DIV,
159 "spi", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
167 "mmc_mux", CGU_CLK_DIV,
[all …]
|
| D | jz4780-cgu.c | 343 "cpu", CGU_CLK_DIV,
354 "l2cache", CGU_CLK_DIV,
365 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
380 "ahb2", CGU_CLK_DIV,
386 "pclk", CGU_CLK_DIV,
392 "ddr", CGU_CLK_MUX | CGU_CLK_DIV,
404 "vpu", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
413 "i2s_pll", CGU_CLK_MUX | CGU_CLK_DIV,
426 "lcd0pixclk", CGU_CLK_MUX | CGU_CLK_DIV,
434 "lcd1pixclk", CGU_CLK_MUX | CGU_CLK_DIV,
[all …]
|
| D | x1000-cgu.c | 253 "cpu", CGU_CLK_DIV | CGU_CLK_GATE,
265 "l2cache", CGU_CLK_DIV,
276 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
289 "ahb2", CGU_CLK_DIV,
295 "pclk", CGU_CLK_DIV | CGU_CLK_GATE,
302 "ddr", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
315 "mac", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
323 "lcd", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
337 "msc0", CGU_CLK_DIV | CGU_CLK_GATE,
344 "msc1", CGU_CLK_DIV | CGU_CLK_GATE,
[all …]
|
| D | x1830-cgu.c | 227 "cpu", CGU_CLK_DIV | CGU_CLK_GATE,
235 "l2cache", CGU_CLK_DIV,
246 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
259 "ahb2", CGU_CLK_DIV,
265 "pclk", CGU_CLK_DIV | CGU_CLK_GATE,
272 "ddr", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
285 "mac", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
294 "lcd", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
310 "msc0", CGU_CLK_DIV | CGU_CLK_GATE,
317 "msc1", CGU_CLK_DIV | CGU_CLK_GATE,
[all …]
|
| D | cgu.c | 391 if (clk_info->type & CGU_CLK_DIV) { in ingenic_clk_recalc_rate()
478 if (clk_info->type & CGU_CLK_DIV) in ingenic_clk_round_rate()
510 if (clk_info->type & CGU_CLK_DIV) { in ingenic_clk_set_rate()
668 if (caps & CGU_CLK_DIV) { in ingenic_register_clock()
669 caps &= ~CGU_CLK_DIV; in ingenic_register_clock()
|
| D | cgu.h | 160 CGU_CLK_DIV = BIT(5), enumerator
|