Home
last modified time | relevance | path

Searched refs:vmcr (Results 1 – 10 of 10) sorted by relevance

/linux-5.19.10/arch/arm64/kvm/hyp/
Dvgic-v3-sr.c463 void __vgic_v3_write_vmcr(u32 vmcr) in __vgic_v3_write_vmcr() argument
465 write_gicreg(vmcr, ICH_VMCR_EL2); in __vgic_v3_write_vmcr()
484 static int __vgic_v3_highest_priority_lr(struct kvm_vcpu *vcpu, u32 vmcr, in __vgic_v3_highest_priority_lr() argument
500 if (!(val & ICH_LR_GROUP) && !(vmcr & ICH_VMCR_ENG0_MASK)) in __vgic_v3_highest_priority_lr()
504 if ((val & ICH_LR_GROUP) && !(vmcr & ICH_VMCR_ENG1_MASK)) in __vgic_v3_highest_priority_lr()
575 static unsigned int __vgic_v3_get_bpr0(u32 vmcr) in __vgic_v3_get_bpr0() argument
577 return (vmcr & ICH_VMCR_BPR0_MASK) >> ICH_VMCR_BPR0_SHIFT; in __vgic_v3_get_bpr0()
580 static unsigned int __vgic_v3_get_bpr1(u32 vmcr) in __vgic_v3_get_bpr1() argument
584 if (vmcr & ICH_VMCR_CBPR_MASK) { in __vgic_v3_get_bpr1()
585 bpr = __vgic_v3_get_bpr0(vmcr); in __vgic_v3_get_bpr1()
[all …]
/linux-5.19.10/arch/arm64/kvm/
Dvgic-sys-reg-v3.c18 struct vgic_vmcr vmcr; in access_gic_ctlr() local
21 vgic_get_vmcr(vcpu, &vmcr); in access_gic_ctlr()
60 vmcr.cbpr = (val & ICC_CTLR_EL1_CBPR_MASK) >> ICC_CTLR_EL1_CBPR_SHIFT; in access_gic_ctlr()
61 vmcr.eoim = (val & ICC_CTLR_EL1_EOImode_MASK) >> ICC_CTLR_EL1_EOImode_SHIFT; in access_gic_ctlr()
62 vgic_set_vmcr(vcpu, &vmcr); in access_gic_ctlr()
78 val |= (vmcr.cbpr << ICC_CTLR_EL1_CBPR_SHIFT) & ICC_CTLR_EL1_CBPR_MASK; in access_gic_ctlr()
79 val |= (vmcr.eoim << ICC_CTLR_EL1_EOImode_SHIFT) & ICC_CTLR_EL1_EOImode_MASK; in access_gic_ctlr()
90 struct vgic_vmcr vmcr; in access_gic_pmr() local
92 vgic_get_vmcr(vcpu, &vmcr); in access_gic_pmr()
94 vmcr.pmr = (p->regval & ICC_PMR_EL1_MASK) >> ICC_PMR_EL1_SHIFT; in access_gic_pmr()
[all …]
/linux-5.19.10/arch/arm64/kvm/vgic/
Dvgic-v2.c208 u32 vmcr; in vgic_v2_set_vmcr() local
210 vmcr = (vmcrp->grpen0 << GICH_VMCR_ENABLE_GRP0_SHIFT) & in vgic_v2_set_vmcr()
212 vmcr |= (vmcrp->grpen1 << GICH_VMCR_ENABLE_GRP1_SHIFT) & in vgic_v2_set_vmcr()
214 vmcr |= (vmcrp->ackctl << GICH_VMCR_ACK_CTL_SHIFT) & in vgic_v2_set_vmcr()
216 vmcr |= (vmcrp->fiqen << GICH_VMCR_FIQ_EN_SHIFT) & in vgic_v2_set_vmcr()
218 vmcr |= (vmcrp->cbpr << GICH_VMCR_CBPR_SHIFT) & in vgic_v2_set_vmcr()
220 vmcr |= (vmcrp->eoim << GICH_VMCR_EOI_MODE_SHIFT) & in vgic_v2_set_vmcr()
222 vmcr |= (vmcrp->abpr << GICH_VMCR_ALIAS_BINPOINT_SHIFT) & in vgic_v2_set_vmcr()
224 vmcr |= (vmcrp->bpr << GICH_VMCR_BINPOINT_SHIFT) & in vgic_v2_set_vmcr()
226 vmcr |= ((vmcrp->pmr >> GICV_PMR_PRIORITY_SHIFT) << in vgic_v2_set_vmcr()
[all …]
Dvgic-mmio-v2.c278 struct vgic_vmcr vmcr; in vgic_mmio_read_vcpuif() local
281 vgic_get_vmcr(vcpu, &vmcr); in vgic_mmio_read_vcpuif()
285 val = vmcr.grpen0 << GIC_CPU_CTRL_EnableGrp0_SHIFT; in vgic_mmio_read_vcpuif()
286 val |= vmcr.grpen1 << GIC_CPU_CTRL_EnableGrp1_SHIFT; in vgic_mmio_read_vcpuif()
287 val |= vmcr.ackctl << GIC_CPU_CTRL_AckCtl_SHIFT; in vgic_mmio_read_vcpuif()
288 val |= vmcr.fiqen << GIC_CPU_CTRL_FIQEn_SHIFT; in vgic_mmio_read_vcpuif()
289 val |= vmcr.cbpr << GIC_CPU_CTRL_CBPR_SHIFT; in vgic_mmio_read_vcpuif()
290 val |= vmcr.eoim << GIC_CPU_CTRL_EOImodeNS_SHIFT; in vgic_mmio_read_vcpuif()
301 val = (vmcr.pmr & GICV_PMR_PRIORITY_MASK) >> in vgic_mmio_read_vcpuif()
305 val = vmcr.bpr; in vgic_mmio_read_vcpuif()
[all …]
Dvgic-v3.c197 u32 vmcr; in vgic_v3_set_vmcr() local
200 vmcr = (vmcrp->ackctl << ICH_VMCR_ACK_CTL_SHIFT) & in vgic_v3_set_vmcr()
202 vmcr |= (vmcrp->fiqen << ICH_VMCR_FIQ_EN_SHIFT) & in vgic_v3_set_vmcr()
209 vmcr = ICH_VMCR_FIQ_EN_MASK; in vgic_v3_set_vmcr()
212 vmcr |= (vmcrp->cbpr << ICH_VMCR_CBPR_SHIFT) & ICH_VMCR_CBPR_MASK; in vgic_v3_set_vmcr()
213 vmcr |= (vmcrp->eoim << ICH_VMCR_EOIM_SHIFT) & ICH_VMCR_EOIM_MASK; in vgic_v3_set_vmcr()
214 vmcr |= (vmcrp->abpr << ICH_VMCR_BPR1_SHIFT) & ICH_VMCR_BPR1_MASK; in vgic_v3_set_vmcr()
215 vmcr |= (vmcrp->bpr << ICH_VMCR_BPR0_SHIFT) & ICH_VMCR_BPR0_MASK; in vgic_v3_set_vmcr()
216 vmcr |= (vmcrp->pmr << ICH_VMCR_PMR_SHIFT) & ICH_VMCR_PMR_MASK; in vgic_v3_set_vmcr()
217 vmcr |= (vmcrp->grpen0 << ICH_VMCR_ENG0_SHIFT) & ICH_VMCR_ENG0_MASK; in vgic_v3_set_vmcr()
[all …]
Dvgic.h194 void vgic_v2_set_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
195 void vgic_v2_get_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
223 void vgic_v3_set_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
224 void vgic_v3_get_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
255 void vgic_set_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
256 void vgic_get_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
Dvgic-mmio.c855 void vgic_set_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr) in vgic_set_vmcr() argument
858 vgic_v2_set_vmcr(vcpu, vmcr); in vgic_set_vmcr()
860 vgic_v3_set_vmcr(vcpu, vmcr); in vgic_set_vmcr()
863 void vgic_get_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr) in vgic_get_vmcr() argument
866 vgic_v2_get_vmcr(vcpu, vmcr); in vgic_get_vmcr()
868 vgic_v3_get_vmcr(vcpu, vmcr); in vgic_get_vmcr()
Dvgic.c962 struct vgic_vmcr vmcr; in kvm_vgic_vcpu_pending_irq() local
970 vgic_get_vmcr(vcpu, &vmcr); in kvm_vgic_vcpu_pending_irq()
978 irq->priority < vmcr.pmr; in kvm_vgic_vcpu_pending_irq()
/linux-5.19.10/arch/arm64/include/asm/
Dkvm_asm.h219 extern void __vgic_v3_write_vmcr(u32 vmcr);
/linux-5.19.10/drivers/video/fbdev/
Dcg14.c131 u32 vmcr; /* VBC Master Control */ member