Home
last modified time | relevance | path

Searched refs:ldr (Results 1 – 25 of 231) sorted by relevance

12345678910

/linux-5.19.10/arch/arm/mach-imx/
Dsuspend-imx6.S76 ldr r11, [r0, #PM_INFO_MX6Q_L2_V_OFFSET]
82 ldr r6, [r11, #L2X0_CACHE_SYNC]
97 ldr r6, [r0, #PM_INFO_MMDC_IO_NUM_OFFSET]
98 ldr r7, =PM_INFO_MMDC_IO_VAL_OFFSET
101 ldr r8, [r7], #0x4
102 ldr r9, [r7], #0x4
115 ldr r7, =MX6Q_MMDC_MPDGCTRL0
116 ldr r6, [r11, r7]
120 ldr r6, [r11, r7]
125 ldr r6, [r11, r7]
[all …]
Dsuspend-imx53.S45 ldr r1, [r0, #SUSPEND_INFO_MX53_IO_COUNT_OFFSET]
50 ldr r3, [r0, #SUSPEND_INFO_MX53_IOMUXC_V_OFFSET]
53 ldr r5, [r2], #12 /* IOMUXC register offset */
54 ldr r6, [r3, r5] /* current value */
61 ldr r1, [r0, #SUSPEND_INFO_MX53_M4IF_V_OFFSET]
62 ldr r2,[r1, #M4IF_MCR0_OFFSET]
68 ldr r2,[r1, #M4IF_MCR0_OFFSET]
73 ldr r1, [r0, #SUSPEND_INFO_MX53_IO_COUNT_OFFSET]
78 ldr r3, [r0, #SUSPEND_INFO_MX53_IOMUXC_V_OFFSET]
81 ldr r5, [r2], #4 /* IOMUXC register offset */
[all …]
Dssi-fiq.S42 ldr r12, .L_imx_ssi_fiq_base
45 ldr r13, .L_imx_ssi_fiq_tx_buffer
48 ldr r11, [r12, #SSI_SIER]
53 ldr r11, [r12, #SSI_SISR]
84 ldr r11, [r12, #SSI_SIER]
89 ldr r11, [r12, #SSI_SISR]
93 ldr r13, .L_imx_ssi_fiq_rx_buffer
101 ldr r11, [r12, #SSI_SACNT]
104 ldr r11, [r12, #SSI_SRX0]
107 ldr r11, [r12, #SSI_SRX0]
[all …]
/linux-5.19.10/drivers/memory/
Dti-emif-sram-pm.S53 ldr r0, [r4, #EMIF_PM_BASE_ADDR_VIRT_OFFSET]
54 ldr r2, [r4, #EMIF_PM_REGS_VIRT_OFFSET]
57 ldr r1, [r0, #EMIF_SDRAM_CONFIG]
60 ldr r1, [r0, #EMIF_SDRAM_REFRESH_CONTROL]
63 ldr r1, [r0, #EMIF_SDRAM_TIMING_1]
66 ldr r1, [r0, #EMIF_SDRAM_TIMING_2]
69 ldr r1, [r0, #EMIF_SDRAM_TIMING_3]
72 ldr r1, [r0, #EMIF_POWER_MANAGEMENT_CONTROL]
75 ldr r1, [r0, #EMIF_POWER_MANAGEMENT_CTRL_SHDW]
78 ldr r1, [r0, #EMIF_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG]
[all …]
/linux-5.19.10/arch/arm/mach-at91/
Dpm_suspend.S38 2: ldr r8, [pmc, #AT91_PMC_SR]
50 1: ldr r7, [pmc, #AT91_PMC_SR]
61 1: ldr r7, [pmc, #AT91_PMC_SR]
95 ldr r7, .sfrbu
97 ldr r9, [r7, #AT91_SFRBU_25LDOCR]
103 ldr r10, =AT91_SFRBU_25LDOCR_LDOANAKEY
126 ldr r2, .sramc_base
127 ldr r3, .sramc_phy_base
128 ldr r7, .pm_mode
133 ldr tmp1, [r2, #UDDRC_PCTRL_0]
[all …]
/linux-5.19.10/arch/arm/mach-omap2/
Dsleep43xx.S69 ldr r2, [r3, #AMX3_PM_RO_SRAM_DATA_VIRT_OFFSET]
74 ldr r1, get_l2cache_base
87 ldr r1, kernel_flush
104 ldr r1, kernel_flush
120 ldr r3, [r4, #AMX3_PM_RO_SRAM_DATA_VIRT_OFFSET]
123 ldr r0, [r2, #L2X0_AUX_CTRL]
125 ldr r0, [r2, #L310_PREFETCH_CTRL]
128 ldr r0, l2_val
131 ldr r0, [r2, #L2X0_CLEAN_INV_WAY]
132 ldr r1, l2_val
[all …]
Dsleep34xx.S76 ldr r2, [r3] @ value for offset
145 ldr r4, omap3_do_wfi_sram_addr
146 ldr r5, [r4]
162 ldr r1, kernel_flush
181 ldr r1, kernel_flush
206 ldr r4, sdrc_power @ read the SDRC_POWER register
207 ldr r5, [r4] @ read the contents of SDRC_POWER
252 ldr r4, cm_idlest_ckgen
254 ldr r5, [r4]
258 ldr r4, cm_idlest1_core
[all …]
Dsleep33xx.S36 ldr r2, [r3, #AMX3_PM_RO_SRAM_DATA_VIRT_OFFSET]
47 ldr r1, kernel_flush
63 ldr r1, kernel_flush
67 ldr r2, [r3, #AMX3_PM_RO_SRAM_DATA_VIRT_OFFSET]
68 ldr r4, [r2, #AMX3_PM_WFI_FLAGS_OFFSET]
77 ldr r3, [r9, #EMIF_PM_ENTER_SR_OFFSET]
85 ldr r3, [r9, #EMIF_PM_SAVE_CONTEXT_OFFSET]
94 ldr r1, virt_emif_clkctrl
95 ldr r2, [r1]
99 ldr r1, virt_emif_clkctrl
[all …]
Dsleep44xx.S71 ldr r9, [r0, #OMAP_TYPE_OFFSET]
77 ldr r12, =OMAP4_MON_SCU_PWR_INDEX
105 ldr r9, [r8, #OMAP_TYPE_OFFSET]
114 ldr r12, =OMAP4_MON_SCU_PWR_INDEX
159 ldr r0, =0xffff
162 ldr r0, [r2, #L2X0_CLEAN_INV_WAY]
163 ldr r1, =0xffff
177 ldr r0, [r2, #L2X0_CACHE_SYNC]
208 ldr r9, [r8, #OMAP_TYPE_OFFSET]
214 ldr r12, =OMAP4_MON_SCU_PWR_INDEX
[all …]
Dsram243x.S37 ldr r2, omap243x_sdi_cm_clksel2_pll @ get address of dpllout reg
46 ldr r11, omap243x_sdi_sdrc_dlla_ctrl @ addr of dlla ctrl
47 ldr r10, [r11] @ get current val
59 ldr r10, [r11] @ get locked value
97 ldr r4, omap243x_sdi_prcm_voltctrl @ get addr of volt ctrl.
98 ldr r5, [r4] @ get value.
99 ldr r6, prcm_mask_val @ get value of mask
107 ldr r3, omap243x_sdi_timer_32ksynct_cr @ get addr of counter
108 ldr r5, [r3] @ get value
111 ldr r7, [r3] @ get timer value
[all …]
Dsram242x.S37 ldr r2, omap242x_sdi_cm_clksel2_pll @ get address of dpllout reg
46 ldr r11, omap242x_sdi_sdrc_dlla_ctrl @ addr of dlla ctrl
47 ldr r10, [r11] @ get current val
59 ldr r10, [r11] @ get locked value
97 ldr r4, omap242x_sdi_prcm_voltctrl @ get addr of volt ctrl.
98 ldr r5, [r4] @ get value.
99 ldr r6, prcm_mask_val @ get value of mask
107 ldr r3, omap242x_sdi_timer_32ksynct_cr @ get addr of counter
108 ldr r5, [r3] @ get value
111 ldr r7, [r3] @ get timer value
[all …]
Domap-headsmp.S43 wait: ldr r2, =AUX_CORE_BOOT0_PA @ read from AuxCoreBoot0
44 ldr r0, [r2]
61 wait_2: ldr r2, =AUX_CORE_BOOT0_PA @ read from AuxCoreBoot0
62 ldr r0, [r2]
68 ldr r12, =API_HYP_ENTRY
82 hold: ldr r12,=0x103
99 hold_2: ldr r12,=0x103
123 ldr r1, =OMAP44XX_GIC_DIST_BASE
124 ldr r0, [r1]
/linux-5.19.10/tools/testing/selftests/arm64/abi/
Dsyscall-abi-asm.S63 ldr x2, [x2, :lo12:svcr_in]
70 ldr x2, =za_in
79 ldr x2, =gpr_in
91 ldr x28, [x2], #8
97 ldr x2, =fpr_in
119 ldr x2, =z_in
120 ldr z0, [x2, #0, MUL VL]
121 ldr z1, [x2, #1, MUL VL]
122 ldr z2, [x2, #2, MUL VL]
123 ldr z3, [x2, #3, MUL VL]
[all …]
/linux-5.19.10/arch/arm/mach-exynos/
Dsleep.S37 ldr r1, =CPU_MASK
39 ldr r1, =CPU_CORTEX_A9
51 ldr r1, =CPU_MASK
53 ldr r1, =CPU_CORTEX_A9
58 ldr r1, [r0]
59 ldr r1, [r0, r1]
61 ldr r2, [r0]
62 ldr r2, [r0, r2]
68 ldr r2, [r0]
72 ldr r1, [r0, #L2X0_R_PHY_BASE]
[all …]
/linux-5.19.10/drivers/soc/bcm/brcmstb/pm/
Ds2-arm.S30 ldr r0, [DDR_PHY_STATUS_REG]
33 ldr r0, =PM_S2_COMMAND
34 ldr r1, =0
36 ldr r1, [AON_CTRL_REG, #AON_CTRL_PM_CTRL]
38 ldr r0, [AON_CTRL_REG, #AON_CTRL_PM_CTRL]
45 1: ldr r0, [DDR_PHY_STATUS_REG]
50 ldr r0, =1
52 ldr r0, [AON_CTRL_REG, #AON_CTRL_HOST_MISC_CMDS]
54 ldr r0, =0
56 ldr r0, [AON_CTRL_REG, #AON_CTRL_PM_CTRL]
[all …]
/linux-5.19.10/arch/arm/mach-davinci/
Dsleep.S43 ldr ip, CACHE_FLUSH
53 ldr ip, [r0, #DDR2_SDRCR_OFFSET]
58 ldr ip, [r0, #DDR2_SDRCR_OFFSET]
73 ldr ip, [r3, #PLLDIV1]
78 ldr ip, [r3, #PLLCTL]
89 ldr ip, [r3, #PLLCTL]
94 ldr ip, [r4]
102 ldr ip, [r4]
109 ldr ip, [r3, #PLLCTL]
114 ldr ip, [r3, #PLLCTL]
[all …]
/linux-5.19.10/arch/arm/lib/
Dio-readsw-armv3.S21 ldr r3, [r0]
42 .Linsw_8_lp: ldr r3, [r0]
44 ldr r4, [r0]
47 ldr r4, [r0]
49 ldr r5, [r0]
52 ldr r5, [r0]
54 ldr r6, [r0]
57 ldr r6, [r0]
59 ldr lr, [r0]
73 ldr r3, [r0]
[all …]
/linux-5.19.10/arch/arm/kernel/
Dhead-nommu.S61 ldr r9, =BASEADDR_V7M_SCB
62 ldr r9, [r9, V7M_SCB_CPUID]
64 ldr r9, =CONFIG_PROCESSOR_ID
75 ldr r12, [r10, #PROCINFO_INITFUNC]
78 1: ldr lr, =__mmap_switched
98 ldr r9, =CONFIG_PROCESSOR_ID
106 ldr r7, __secondary_data
113 ldr r12, [r10, #PROCINFO_INITFUNC]
117 ldr r7, __secondary_data @ reload r7
118 ldr sp, [r7, #12] @ set up the stack pointer
[all …]
/linux-5.19.10/arch/arm/mach-tegra/
Dsleep-tegra20.S51 ldr \rd, tegra_pll_state
56 ldr \rd, [\r_car_base, #\pll_base]
58 ldr \rd, tegra_pll_state
69 ldr \rd, [\r_car_base, #\pll_base]
77 ldr \rd, [\base, #EMC_ADR_CFG]
115 ldr r3, =TEGRA_FLOW_CTRL_VIRT
118 ldr r2, [r3, r1]
123 ldr r3, =TEGRA_CLK_RESET_VIRT
211 ldr r6, tegra20_sdram_pad_size
213 ldr r7, [r2, r5] @ r7 is the addr in the pad_address
[all …]
Dsleep-tegra30.S82 ldr \rd, [\base, #EMC_ADR_CFG]
92 ldr \rd, [\base, #EMC_EMC_STATUS]
98 ldr \rd, tegra_pll_state
103 ldr \rd, [\r_car_base, #\pll_base]
105 ldr \rd, tegra_pll_state
113 ldr \rd, [\pmc_base, #PMC_PLLP_WB0_OVERRIDE]
115 ldr \rd, tegra_pll_state
134 ldr \rd, [\r_car_base, #\pll_base]
140 ldr \rd, [\r_car_base, #\pll_misc]
143 ldr \rd, [\r_car_base, #\pll_misc]
[all …]
/linux-5.19.10/arch/arm/crypto/
Dsha1-armv4-large.S74 ldr r8,.LK_00_19
93 ldr r9,[r1],#4 @ handles unaligned
118 ldr r9,[r1],#4 @ handles unaligned
143 ldr r9,[r1],#4 @ handles unaligned
168 ldr r9,[r1],#4 @ handles unaligned
193 ldr r9,[r1],#4 @ handles unaligned
221 ldr r9,[r1],#4 @ handles unaligned
234 ldr r9,[r14,#15*4]
235 ldr r10,[r14,#13*4]
236 ldr r11,[r14,#7*4]
[all …]
/linux-5.19.10/arch/arm/mach-pxa/
Dstandby.S21 ldr r0, =PSSR
25 ldr ip, [r3]
61 ldr r2, [r1] @ Dummy read PXA3_MDCNFG
68 ldr r0, [r1, #PXA3_DDR_HCAL] @ Clear (and wait for) HCEN
71 1: ldr r0, [r1, #PXA3_DDR_HCAL]
75 ldr r0, [r1, #PXA3_RCOMP] @ Initiate RCOMP
82 ldr r0, [r1, #PXA3_DMCIER] @ set DMIER[EDLP]
86 ldr r0, [r1, #PXA3_DDR_HCAL] @ clear HCRNG, set HCPROG, HCEN
91 1: ldr r0, [r1, #PXA3_DMCISR]
95 ldr r0, [r1, #PXA3_MDCNFG] @ set PXA3_MDCNFG[DMCEN]
[all …]
/linux-5.19.10/arch/arm/mach-sa1100/
Dsleep.S36 ldr r6, =MDREFR
37 ldr r4, [r6]
39 ldr r5, =PPCR
81 ldr r0, =MSC0
82 ldr r1, =MSC1
83 ldr r2, =MSC2
85 ldr r3, [r0]
89 ldr r4, [r1]
93 ldr r5, [r2]
97 ldr r7, [r6]
[all …]
/linux-5.19.10/arch/arm/boot/compressed/
Dhead-sharpsl.S28 ldr r7, .TOSAID
38 ldr r3, .PXA270ID
43 ldr r1, .W100ADDR @ Base address of w100 chip + regs offset
54 ldr r6, [r1, #0] @ Load Chip ID
55 ldr r3, .W100ID
56 ldr r7, .POODLEID
61 ldr r7, .CORGIID
62 ldr r3, .PXA255ID
68 ldr r7, .SHEPHERDID
73 ldr r7, .HUSKYID @ Must be Husky
[all …]
/linux-5.19.10/arch/arm64/kernel/
Drelocate_kernel.S45 ldr x28, [x0, #KIMAGE_START]
46 ldr x27, [x0, #KIMAGE_ARCH_EL2_VECTORS]
47 ldr x26, [x0, #KIMAGE_ARCH_DTB_MEM]
50 ldr x18, [x0, #KIMAGE_ARCH_ZERO_PAGE] /* x18 = zero page for BBM */
51 ldr x17, [x0, #KIMAGE_ARCH_TTBR1] /* x17 = linear map copy */
52 ldr x16, [x0, #KIMAGE_HEAD] /* x16 = kimage_head */
53 ldr x22, [x0, #KIMAGE_ARCH_PHYS_OFFSET] /* x22 phys_offset */
77 ldr x16, [x14], #8 /* entry = *ptr++ */

12345678910