| /linux-5.19.10/drivers/video/fbdev/sis/ |
| D | init.c | 2268 SiS_DoCalcDelay(struct SiS_Private *SiS_Pr, unsigned short MCLK, unsigned short VCLK, in SiS_DoCalcDelay() argument
2272 unsigned int longtemp = VCLK * colordepth; in SiS_DoCalcDelay()
2288 SiS_CalcDelay(struct SiS_Private *SiS_Pr, unsigned short VCLK, in SiS_CalcDelay() argument
2293 temp2 = SiS_DoCalcDelay(SiS_Pr, MCLK, VCLK, colordepth, 0); in SiS_CalcDelay()
2294 temp1 = SiS_DoCalcDelay(SiS_Pr, MCLK, VCLK, colordepth, 1); in SiS_CalcDelay()
2306 unsigned short temp, index, VCLK, MCLK, colorth; in SiS_SetCRT1FIFO_300() local
2313 VCLK = SiS_Pr->CSRClock; in SiS_SetCRT1FIFO_300()
2316 VCLK = SiS_Pr->SiS_VCLKData[index].CLOCK; in SiS_SetCRT1FIFO_300()
2330 ThresholdLow = SiS_CalcDelay(SiS_Pr, VCLK, colorth, MCLK) + 1; in SiS_SetCRT1FIFO_300()
2407 unsigned short i, data, VCLK, MCLK16, colorth = 0; in SiS_SetCRT1FIFO_630() local
[all …]
|
| D | init301.c | 5337 unsigned short VCLK = 0, MCLK, colorth = 0, data2 = 0; in SiS_SetCRT2FIFO_300() local
5357 VCLK = SiS_Pr->SiS_VCLKData[index].CLOCK; in SiS_SetCRT2FIFO_300()
5369 VCLK = SiS_Pr->CSRClock_CRT1; in SiS_SetCRT2FIFO_300()
5390 data2 = temp - ((colorth * VCLK) / MCLK); in SiS_SetCRT2FIFO_300()
5447 VCLK = SiS_Pr->SiS_VCLKData[index].CLOCK; in SiS_SetCRT2FIFO_300()
5452 VCLK = ROMAddr[0x229] | (ROMAddr[0x22a] << 8); in SiS_SetCRT2FIFO_300()
5461 VCLK = SiS_Pr->CSRClock; in SiS_SetCRT2FIFO_300()
5469 data = data * VCLK * colorth; in SiS_SetCRT2FIFO_300()
|
| /linux-5.19.10/drivers/usb/misc/sisusbvga/ |
| D | sisusb_init.c | 633 unsigned short data = 0, VCLK = 0, index = 0; in SiS_SetVCLKState() local
637 VCLK = SiS_Pr->SiS_VCLKData[index].CLOCK; in SiS_SetVCLKState()
640 if (VCLK >= 166) in SiS_SetVCLKState()
644 if (VCLK >= 166) in SiS_SetVCLKState()
649 if (VCLK >= 260) in SiS_SetVCLKState()
651 else if (VCLK >= 160) in SiS_SetVCLKState()
653 else if (VCLK >= 135) in SiS_SetVCLKState()
|
| /linux-5.19.10/Documentation/devicetree/bindings/display/ |
| D | amlogic,meson-vpu.yaml | 20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
53 The VENC Unit gets a Pixel Clocks (VCLK) from a dedicated HDMI PLL and clock
|
| /linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| D | power_state.h | 143 uint32_t VCLK; member
|
| /linux-5.19.10/Documentation/gpu/ |
| D | meson.rst | 19 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
|
| /linux-5.19.10/Documentation/devicetree/bindings/display/samsung/ |
| D | samsung,fimd.yaml | 47 VCLK(internal) __|??????|_____|??????|_____|??????|_____|??????|_____|??
|
| /linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | processpptables.c | 758 ps->uvd_clocks.VCLK = le32_to_cpu(pnon_clock_info->ulVCLK); in init_non_clock_fields()
761 ps->uvd_clocks.VCLK = 0; in init_non_clock_fields()
|
| D | smu10_hwmgr.c | 923 smu10_ps->uvd_clocks.vclk = ps->uvd_clocks.VCLK; in smu10_dpm_get_pp_table_entry()
|
| D | smu7_hwmgr.c | 3592 power_state->uvd_clocks.VCLK = 0; in smu7_get_pp_table_entry_callback_func_v1()
3685 ps->uvd_clks.vclk = state->uvd_clocks.VCLK; in smu7_get_pp_table_entry_v1()
3833 ps->uvd_clks.vclk = state->uvd_clocks.VCLK; in smu7_get_pp_table_entry_v0()
|
| D | smu8_hwmgr.c | 1415 smu8_ps->uvd_clocks.vclk = ps->uvd_clocks.VCLK; in smu8_dpm_get_pp_table_entry()
|
| D | vega10_hwmgr.c | 3143 power_state->uvd_clocks.VCLK = 0; in vega10_get_pp_table_entry_callback_func()
3223 vega10_ps->uvd_clks.vclk = state->uvd_clocks.VCLK; in vega10_get_pp_table_entry()
|
| /linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
| D | renoir_ppt.c | 112 CLK_MAP(VCLK, CLOCK_VCLK),
|
| /linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
| D | smu_v13_0_7_ppt.c | 127 CLK_MAP(VCLK, PPCLK_VCLK_0),
|
| D | smu_v13_0_0_ppt.c | 129 CLK_MAP(VCLK, PPCLK_VCLK_0),
|
| D | aldebaran_ppt.c | 160 CLK_MAP(VCLK, PPCLK_VCLK),
|
| /linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
| D | arcturus_ppt.c | 172 CLK_MAP(VCLK, PPCLK_VCLK),
|
| D | navi10_ppt.c | 157 CLK_MAP(VCLK, PPCLK_VCLK),
|
| D | sienna_cichlid_ppt.c | 168 CLK_MAP(VCLK, PPCLK_VCLK_0),
|