Home
last modified time | relevance | path

Searched refs:PWR_CMD_WRITE (Results 1 – 16 of 16) sorted by relevance

/linux-5.19.10/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
Dpwrseq.h26 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT2, 0 \
32 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \
35 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0 \
38 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0 \
45 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04 \
48 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x04 \
51 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, 0 \
57 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT1, 0 \
60 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0x2A \
63 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x02, 0 \
[all …]
/linux-5.19.10/drivers/staging/rtl8723bs/include/
Dhal_pwr_seq.h44 …WR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0, BIT0}, …
45 …WR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4, 0}, /*0…
47 …WR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0…
48 …{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT…
49 …{0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0…
51 …{0x0075, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0…
52 …{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0…
53 …{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7…
54 …{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT…
55 …{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT0…
[all …]
DHalPwrSeqCmd.h21 #define PWR_CMD_WRITE 0x01 macro
/linux-5.19.10/drivers/net/wireless/realtek/rtlwifi/rtl8723be/
Dpwrseq.h46 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)}, \
50 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), 0}, \
58 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(5), 0}, \
61 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT(4)|BIT(3)|BIT(2)), 0}, \
64 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0) , BIT(0)}, \
70 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0) , 0}, \
73 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)}, \
76 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0}, \
79 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT(4)|BIT(3)), 0}, \
82 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)}, \
[all …]
/linux-5.19.10/drivers/staging/r8188eu/hal/
DHal8188EPwrSeq.c9 { 0x0002, PWR_CMD_WRITE, BIT(0) | BIT(1), 0 }, /* reset BB */
10 { 0x0026, PWR_CMD_WRITE, BIT(7), BIT(7) }, /* schmitt trigger */
11 { 0x0005, PWR_CMD_WRITE, BIT(7), 0 }, /* disable HWPDN (control by DRV)*/
12 { 0x0005, PWR_CMD_WRITE, BIT(4) | BIT(3), 0 }, /* disable WL suspend*/
13 { 0x0005, PWR_CMD_WRITE, BIT(0), BIT(0) },
15 { 0x0023, PWR_CMD_WRITE, BIT(4), 0 },
20 { 0x001F, PWR_CMD_WRITE, 0xFF, 0 }, /* turn off RF */
21 { 0x0023, PWR_CMD_WRITE, BIT(4), BIT(4) }, /* LDO Sleep mode */
22 { 0x0005, PWR_CMD_WRITE, BIT(1), BIT(1) }, /* turn off MAC by HW state machine */
24 { 0x0026, PWR_CMD_WRITE, BIT(7), BIT(7) }, /* schmitt trigger */
[all …]
DHalPwrSeqCmd.c21 case PWR_CMD_WRITE: in HalPwrSeqCmdParsing()
/linux-5.19.10/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
Dpwrseq.h47 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(7), 0}, \
50 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(2), 0}, \
53 PWR_BASEADDR_MAC , PWR_CMD_WRITE, (BIT(4)|BIT(3)), 0}, \
59 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)}, \
62 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)}, \
73 PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0}, \
76 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(7), 0}, \
79 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(1), BIT(1)}, \
90 PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(4) | BIT(3), (BIT(4) | BIT(3))},\
94 PWR_CMD_WRITE, BIT(3)|BIT(4), BIT(3)}, \
[all …]
/linux-5.19.10/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/
Dpwrseq.h49 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0)|BIT(1), 0 \
52 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), BIT(7) \
55 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0 \
58 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4)|BIT(3), 0 \
61 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0) \
67 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), 0 \
70 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), BIT(4) \
75 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0 \
78 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(4), BIT(4) \
81 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1) \
[all …]
/linux-5.19.10/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
Dpwrseq.h46 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(2), 0},\
52 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},\
55 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0},\
58 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT(4)|BIT(3)), 0},\
61 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(0), BIT(0)},\
71 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0xFF, 0}, \
73 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(7), 0},\
75 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT(1), BIT(1)}, \
84 PWR_BASEADDR_MAC, PWR_CMD_WRITE, \
90 PWR_CMD_WRITE, \
[all …]
/linux-5.19.10/drivers/net/wireless/realtek/rtw89/
Drtw8852a.c162 PWR_CMD_WRITE, BIT(6), BIT(6)},
167 PWR_CMD_WRITE, BIT(0), 0},
177 PWR_CMD_WRITE, BIT(4) | BIT(3), 0},
182 PWR_CMD_WRITE, BIT(7), 0},
187 PWR_CMD_WRITE, BIT(2), 0},
197 PWR_CMD_WRITE, BIT(0), BIT(0)},
202 PWR_CMD_WRITE, BIT(0), BIT(0)},
212 PWR_CMD_WRITE, BIT(6), 0},
217 PWR_CMD_WRITE, BIT(0), BIT(0)},
222 PWR_CMD_WRITE, BIT(0), 0},
[all …]
Dmac.h418 #define PWR_CMD_WRITE 0 macro
Dmac.c909 case PWR_CMD_WRITE: in rtw89_mac_sub_pwr_seq()
/linux-5.19.10/drivers/staging/r8188eu/include/
DHalPwrSeqCmd.h13 #define PWR_CMD_WRITE 0x01 macro
/linux-5.19.10/drivers/net/wireless/realtek/rtlwifi/
Dpwrseqcmd.h13 #define PWR_CMD_WRITE 0x01 macro
Dcore.c1819 case PWR_CMD_WRITE: in rtl_hal_pwrseqcmdparsing()
/linux-5.19.10/drivers/staging/rtl8723bs/hal/
DHalPwrSeqCmd.c66 case PWR_CMD_WRITE: in HalPwrSeqCmdParsing()