Home
last modified time | relevance | path

Searched refs:PIPE_C (Results 1 – 25 of 26) sorted by relevance

12

/linux-5.19.10/drivers/gpu/drm/i915/
Dintel_gvt_mmio_table.c113 MMIO_D(PIPEDSL(PIPE_C)); in iterate_generic_mmio()
117 MMIO_D(PIPECONF(PIPE_C)); in iterate_generic_mmio()
121 MMIO_D(PIPESTAT(PIPE_C)); in iterate_generic_mmio()
125 MMIO_D(PIPE_FLIPCOUNT_G4X(PIPE_C)); in iterate_generic_mmio()
129 MMIO_D(PIPE_FRMCOUNT_G4X(PIPE_C)); in iterate_generic_mmio()
133 MMIO_D(CURCNTR(PIPE_C)); in iterate_generic_mmio()
136 MMIO_D(CURPOS(PIPE_C)); in iterate_generic_mmio()
139 MMIO_D(CURBASE(PIPE_C)); in iterate_generic_mmio()
142 MMIO_D(CUR_FBC_CTL(PIPE_C)); in iterate_generic_mmio()
168 MMIO_D(DSPCNTR(PIPE_C)); in iterate_generic_mmio()
[all …]
Di915_pci.c111 [PIPE_C] = CHV_CURSOR_C_OFFSET, \
118 [PIPE_C] = IVB_CURSOR_C_OFFSET, \
125 [PIPE_C] = IVB_CURSOR_C_OFFSET, \
454 .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C), \
613 .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C),
691 .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C), \
853 .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D), \
890 .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C),
912 .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D),
924 .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D),
[all …]
Dintel_pm.c523 case PIPE_C: in vlv_get_fifo_size()
1058 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_SPRITE1], SPRITEF) | in vlv_write_wm_values()
1059 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_SPRITE0], SPRITEE)); in vlv_write_wm_values()
1061 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_PRIMARY], PLANEC) | in vlv_write_wm_values()
1062 FW_WM(wm->pipe[PIPE_C].plane[PLANE_CURSOR], CURSORC)); in vlv_write_wm_values()
1065 FW_WM(wm->pipe[PIPE_C].plane[PLANE_SPRITE1] >> 8, SPRITEF_HI) | in vlv_write_wm_values()
1066 FW_WM(wm->pipe[PIPE_C].plane[PLANE_SPRITE0] >> 8, SPRITEE_HI) | in vlv_write_wm_values()
1067 FW_WM(wm->pipe[PIPE_C].plane[PLANE_PRIMARY] >> 8, PLANEC_HI) | in vlv_write_wm_values()
1964 wm_state->cxsr = crtc->pipe != PIPE_C && num_active_planes == 1; in vlv_compute_pipe_wm()
2075 case PIPE_C: in vlv_atomic_update_fifo()
[all …]
Dintel_device_info.c295 runtime->num_scalers[PIPE_C] = 1; in intel_device_info_runtime_init()
321 runtime->num_sprites[PIPE_C] = 1; in intel_device_info_runtime_init()
355 info->display.pipe_mask &= ~BIT(PIPE_C); in intel_device_info_runtime_init()
371 info->display.pipe_mask &= ~BIT(PIPE_C); in intel_device_info_runtime_init()
Di915_irq.c1465 case PIPE_C: in i9xx_pipestat_irq_ack()
2418 pipe = PIPE_C; in gen11_dsi_te_interrupt_handler()
/linux-5.19.10/drivers/gpu/drm/i915/gvt/
Dhandlers.c886 calc_index(offset, _FDI_RXA_CTL, _FDI_RXB_CTL, 0, FDI_RX_CTL(PIPE_C))
889 calc_index(offset, _FDI_TXA_CTL, _FDI_TXB_CTL, 0, FDI_TX_CTL(PIPE_C))
892 calc_index(offset, _FDI_RXA_IMR, _FDI_RXB_IMR, 0, FDI_RX_IMR(PIPE_C))
1000 calc_index(offset, _DSPASURF, _DSPBSURF, 0, DSPSURF(PIPE_C))
1023 calc_index(offset, _SPRA_SURF, _SPRB_SURF, 0, SPRSURF(PIPE_C))
2266 MMIO_DH(PIPECONF(PIPE_C), D_ALL, NULL, pipeconf_mmio_write); in init_generic_mmio_info()
2274 MMIO_DH(DSPSURF(PIPE_C), D_ALL, NULL, pri_surf_mmio_write); in init_generic_mmio_info()
2275 MMIO_DH(REG_50080(PIPE_C, PLANE_PRIMARY), D_ALL, NULL, in init_generic_mmio_info()
2283 MMIO_DH(SPRSURF(PIPE_C), D_ALL, NULL, spr_surf_mmio_write); in init_generic_mmio_info()
2284 MMIO_DH(REG_50080(PIPE_C, PLANE_SPRITE0), D_ALL, NULL, in init_generic_mmio_info()
[all …]
Dreg.h75 (((p) == PIPE_C) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x5008C)) : \
83 (((reg) == 0x5008C || (reg) == 0x5009C) ? (PIPE_C) : \
Ddisplay.c53 pipe = PIPE_C; in get_edp_pipe()
626 [PIPE_C] = PIPE_C_VBLANK, in emulate_vblank_on_pipe()
630 if (pipe < PIPE_A || pipe > PIPE_C) in emulate_vblank_on_pipe()
Dinterrupt.c494 DEFINE_GVT_GEN8_INTEL_GVT_IRQ_INFO(de_pipe_c, GEN8_DE_PIPE_ISR(PIPE_C));
Dcmd_parser.c1291 [4] = {PIPE_C, PLANE_A, PRIMARY_C_FLIP_DONE}, in gen8_decode_mi_display_flip()
1292 [5] = {PIPE_C, PLANE_B, SPRITE_C_FLIP_DONE}, in gen8_decode_mi_display_flip()
1350 info->pipe = PIPE_C; in skl_decode_mi_display_flip()
1365 info->pipe = PIPE_C; in skl_decode_mi_display_flip()
/linux-5.19.10/drivers/gpu/drm/i915/display/
Dintel_display_trace.h44 __entry->frame[PIPE_C], __entry->scanline[PIPE_C])
71 __entry->frame[PIPE_C], __entry->scanline[PIPE_C])
168 __entry->frame[PIPE_C], __entry->scanline[PIPE_C])
Dintel_display_power_map.c149 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
378 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
452 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
548 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
747 .irq_pipe_mask = BIT(PIPE_C),
898 .irq_pipe_mask = BIT(PIPE_C),
1041 .irq_pipe_mask = BIT(PIPE_C),
1136 .irq_pipe_mask = BIT(PIPE_C),
1298 .irq_pipe_mask = BIT(PIPE_C),
Dintel_pipe_crc.c186 case PIPE_C: in vlv_pipe_crc_ctl_reg()
250 case PIPE_C: in vlv_undo_pipe_scramble_reset()
Dintel_fdi.c168 other_crtc = intel_crtc_for_pipe(dev_priv, PIPE_C); in ilk_check_fdi_lanes()
181 case PIPE_C: in ilk_check_fdi_lanes()
294 intel_de_read(dev_priv, FDI_RX_CTL(PIPE_C)) & in cpt_set_fdi_bc_bifurcation()
322 case PIPE_C: in ivb_update_fdi_bc_bifurcation()
Dintel_display.h91 PIPE_C, enumerator
110 TRANSCODER_C = PIPE_C,
Dintel_display_power_well.c1421 pipe = PIPE_C; in chv_dpio_cmn_power_well_enable()
1487 assert_pll_disabled(dev_priv, PIPE_C); in chv_dpio_cmn_power_well_disable()
1509 enum pipe pipe = phy == DPIO_PHY0 ? PIPE_A : PIPE_C; in assert_chv_phy_powergate()
Dg4x_hdmi.c582 intel_encoder->pipe_mask = BIT(PIPE_C); in g4x_hdmi_init()
Dskl_universal_plane.c1955 if (DISPLAY_VER(dev_priv) == 9 && pipe == PIPE_C) in skl_plane_has_planar()
2163 return pipe != PIPE_C; in skl_plane_has_rc_ccs()
2165 return pipe != PIPE_C && in skl_plane_has_rc_ccs()
Dintel_cursor.c475 if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_C && in i9xx_check_cursor()
Dicl_dsi.c856 case PIPE_C: in gen11_dsi_configure_transcoder()
1743 *pipe = PIPE_C; in gen11_dsi_get_hw_state()
Dintel_display_types.h1759 case PIPE_C: in vlv_pipe_to_channel()
Dg4x_dp.c1382 intel_encoder->pipe_mask = BIT(PIPE_C); in g4x_dp_init()
Dvlv_dsi.c1079 if (drm_WARN_ON(&dev_priv->drm, tmp > PIPE_C)) in intel_dsi_get_hw_state()
Dintel_ddi.c494 case PIPE_C: in intel_ddi_transcoder_func_reg_val_get()
766 *pipe_mask = BIT(PIPE_C); in intel_ddi_get_encoder_pipes()
Dintel_psr.c1081 case PIPE_C: in wa_16013835468_bit_get()

12