Home
last modified time | relevance | path

Searched refs:TSUNAMI_cchip (Results 1 – 3 of 3) sorted by relevance

/linux-2.4.37.9/arch/alpha/kernel/
Dcore_tsunami.c260 TSUNAMI_cchip->misc.csr |= (1L << 28); /* clear NXM... */ in tsunami_probe_write()
264 if (TSUNAMI_cchip->misc.csr & (1L << 28)) { in tsunami_probe_write()
265 int source = (TSUNAMI_cchip->misc.csr >> 29) & 7; in tsunami_probe_write()
266 TSUNAMI_cchip->misc.csr |= (1L << 28); /* ...and unlock NXS. */ in tsunami_probe_write()
401 tmp = (unsigned long)(TSUNAMI_cchip - 1); in tsunami_init_arch()
410 printk("%s: CSR_CSC 0x%lx\n", FN, TSUNAMI_cchip->csc.csr); in tsunami_init_arch()
411 printk("%s: CSR_MTR 0x%lx\n", FN, TSUNAMI_cchip.mtr.csr); in tsunami_init_arch()
412 printk("%s: CSR_MISC 0x%lx\n", FN, TSUNAMI_cchip->misc.csr); in tsunami_init_arch()
413 printk("%s: CSR_DIM0 0x%lx\n", FN, TSUNAMI_cchip->dim0.csr); in tsunami_init_arch()
414 printk("%s: CSR_DIM1 0x%lx\n", FN, TSUNAMI_cchip->dim1.csr); in tsunami_init_arch()
[all …]
Dsys_dp264.c50 register tsunami_cchip *cchip = TSUNAMI_cchip; in tsunami_update_irq_hw()
230 pld = TSUNAMI_cchip->dir0.csr; in dp264_device_interrupt()
244 TSUNAMI_cchip->dir0.csr = 1UL << i; mb(); in dp264_device_interrupt()
245 tmp = TSUNAMI_cchip->dir0.csr; in dp264_device_interrupt()
/linux-2.4.37.9/include/asm-alpha/
Dcore_tsunami.h88 #define TSUNAMI_cchip ((tsunami_cchip *)(IDENT_ADDR+TS_BIAS+0x1A0000000UL)) macro