Home
last modified time | relevance | path

Searched refs:RTC_REG_A (Results 1 – 8 of 8) sorted by relevance

/linux-2.4.37.9/arch/mips/ite-boards/generic/
Dtime.c131 while (CMOS_READ(RTC_REG_A) & RTC_UIP); in cal_r4koff()
132 while (!(CMOS_READ(RTC_REG_A) & RTC_UIP)); in cal_r4koff()
138 while (CMOS_READ(RTC_REG_A) & RTC_UIP); in cal_r4koff()
139 while (!(CMOS_READ(RTC_REG_A) & RTC_UIP)); in cal_r4koff()
158 if (! (CMOS_READ(RTC_REG_A) & RTC_UIP)) in it8172_rtc_get_time()
191 if (! (CMOS_READ(RTC_REG_A) & RTC_UIP)) in it8172_rtc_set_time()
/linux-2.4.37.9/arch/mips/mips-boards/generic/
Dtime.c95 while (CMOS_READ(RTC_REG_A) & RTC_UIP); in cal_r4koff()
96 while (!(CMOS_READ(RTC_REG_A) & RTC_UIP)); in cal_r4koff()
102 while (CMOS_READ(RTC_REG_A) & RTC_UIP); in cal_r4koff()
103 while (!(CMOS_READ(RTC_REG_A) & RTC_UIP)); in cal_r4koff()
/linux-2.4.37.9/include/linux/
Dmc146818rtc.h40 #define RTC_REG_A 10 macro
48 #define RTC_FREQ_SELECT RTC_REG_A
/linux-2.4.37.9/include/asm-arm/arch-riscstation/
Dtime.h165 CMOS_WRITE(RTC_REF_CLCK_32KHZ, RTC_REG_A); in setup_timer()
175 if ((CMOS_READ(RTC_REG_A) & 0x7f) == RTC_REF_CLCK_32KHZ && in setup_timer()
/linux-2.4.37.9/include/asm-arm/arch-ebsa285/
Dtime.h226 CMOS_WRITE(RTC_REF_CLCK_32KHZ, RTC_REG_A); in setup_timer()
236 if ((CMOS_READ(RTC_REG_A) & 0x7f) == RTC_REF_CLCK_32KHZ && in setup_timer()
/linux-2.4.37.9/include/asm-sh/
Dmc146818rtc.h68 case RTC_REG_A: /* RTC_FREQ_SELECT */ \
142 case RTC_REG_A: /* RTC_FREQ_SELECT */ \
/linux-2.4.37.9/arch/sh/kernel/
Drtc-snapgear.c287 case RTC_REG_A: /* RTC_FREQ_SELECT */ break; in secureedge5410_cmos_read()
315 case RTC_REG_A: /* RTC_FREQ_SELECT */ break; in secureedge5410_cmos_write()
/linux-2.4.37.9/arch/mips/dec/
Dtime.c177 CMOS_WRITE(RTC_REF_CLCK_32KHZ | (16 - LOG_2_HZ), RTC_REG_A); in dec_time_init()