Home
last modified time | relevance | path

Searched refs:REG0 (Results 1 – 8 of 8) sorted by relevance

/linux-2.4.37.9/drivers/scsi/
Dqlogicfas.c154 #define REG0 ( outb( inb( qbase + 0xd ) & 0x7f , qbase + 0xd ), outb( 4 , qbase + 0xd )) macro
182 REG0; in ql_zap()
304 REG0; in ql_icmd()
316 REG0; in ql_icmd()
393 REG0; in ql_pcmd()
401 REG0; in ql_pcmd()
453 REG0; in ql_ihandl()
597 REG0; in qlogicfas_detect()
605 REG0; in qlogicfas_detect()
625 REG0; in qlogicfas_detect()
DNCR53c406a.c90 #define REG0 (outb(C4_IMG, CONFIG4)) macro
726 REG0; in NCR53c406a_queue()
809 REG0; in NCR53c406a_intr()
902 REG0; in NCR53c406a_intr()
931 REG0; in NCR53c406a_intr()
993 REG0; in irq_probe()
/linux-2.4.37.9/drivers/sbus/audio/
Ddbri.c192 (sbus_readl(dbri->regs + REG0) & D_P)) in dbri_cmdsend()
220 sbus_readl(dbri->regs + REG0), in dbri_reset()
225 sbus_writel(D_R, dbri->regs + REG0); /* Soft Reset */ in dbri_reset()
226 for(i = 0; (sbus_readl(dbri->regs + REG0) & D_R) && i < 64; i++) in dbri_reset()
265 tmp = sbus_readl(dbri->regs + REG0); in dbri_initialize()
270 sbus_writel(tmp, dbri->regs + REG0); in dbri_initialize()
533 tmp = sbus_readl(dbri->regs + REG0); in dbri_intr()
535 sbus_writel(tmp, dbri->regs + REG0); in dbri_intr()
1327 tmp = sbus_readl(dbri->regs + REG0); in mmcodec_init_data()
1329 sbus_writel(tmp, dbri->regs + REG0); in mmcodec_init_data()
[all …]
Ddbri.h13 #define REG0 0x00UL /* Status and Control */ macro
/linux-2.4.37.9/drivers/scsi/aic7xxx/
Daic79xx.seq260 bmov REG0, SCBPTR, 2;
298 bmov DINDIR, REG0, 2;
300 bmov SCB_NEXT, REG0, 2 ret;
304 bmov SCB_NEXT2, REG0, 2;
305 bmov WAITING_TID_TAIL, REG0, 2 ret;
307 bmov WAITING_TID_HEAD, REG0, 2;
308 bmov WAITING_TID_TAIL, REG0, 2 ret;
600 bmov REG0, SCB_NEXT, 2;
602 bmov SCB_NEXT2, REG0, 2;
603 bmov WAITING_TID_TAIL, REG0, 2;
[all …]
Daic79xx_reg.h3256 #define REG0 0xa0 macro
Daic79xx_core.c900 ahd_inw(ahd, REG0), ahd_inb(ahd, ACCUM)); in ahd_handle_seqint()
8674 ahd_name(ahd), ahd_inw(ahd, REG0), ahd_inw(ahd, SINDEX), in ahd_dump_card_state()
Daic79xx.reg3459 REG0 {