Searched refs:UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT (Results 1 – 18 of 18) sorted by relevance
| /linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_3_1_sh_mask.h | 468 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT 0x3 macro
|
| D | uvd_4_0_sh_mask.h | 489 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT 0x00000003 macro
|
| D | uvd_4_2_sh_mask.h | 472 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT 0x3 macro
|
| D | uvd_5_0_sh_mask.h | 504 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT 0x3 macro
|
| D | uvd_6_0_sh_mask.h | 506 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT 0x3 macro
|
| /linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_sh_mask.h | 1102 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT … macro
|
| D | vcn_2_5_sh_mask.h | 2830 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT … macro
|
| D | vcn_2_0_0_sh_mask.h | 2595 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT … macro
|
| D | vcn_2_6_0_sh_mask.h | 2821 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT … macro
|
| D | vcn_3_0_0_sh_mask.h | 3901 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT … macro
|
| D | vcn_4_0_0_sh_mask.h | 4151 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT … macro
|
| D | vcn_4_0_3_sh_mask.h | 4190 #define UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT … macro
|
| /linux-6.6.21/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v4_0_3.c | 771 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect); in vcn_v4_0_3_start_dpg_mode()
1096 tmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT; in vcn_v4_0_3_start()
|
| D | vcn_v2_0.c | 840 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect); in vcn_v2_0_start_dpg_mode()
972 tmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT; in vcn_v2_0_start()
|
| D | vcn_v1_0.c | 827 tmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT; in vcn_v1_0_start_spg_mode()
1011 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0xFFFFFFFF, 0); in vcn_v1_0_start_dpg_mode()
|
| D | vcn_v4_0.c | 959 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect); in vcn_v4_0_start_dpg_mode()
1097 tmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT; in vcn_v4_0_start()
|
| D | vcn_v2_5.c | 865 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect); in vcn_v2_5_start_dpg_mode()
1018 tmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT; in vcn_v2_5_start()
|
| D | vcn_v3_0.c | 988 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect); in vcn_v3_0_start_dpg_mode()
1151 tmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT; in vcn_v3_0_start()
|