Searched refs:SSPP_VIG3 (Results 1 – 16 of 16) sorted by relevance
/linux-6.6.21/drivers/gpu/drm/msm/disp/dpu1/ |
D | dpu_hw_top.c | 116 status->sspp[SSPP_VIG3] = (value >> 10) & 0x3; in dpu_hw_get_danger_status() 228 status->sspp[SSPP_VIG3] = (value >> 10) & 0x1; in dpu_hw_get_safe_status()
|
D | dpu_hw_mdss.h | 109 SSPP_VIG3, enumerator
|
D | dpu_hw_ctl.c | 174 case SSPP_VIG3: in dpu_hw_ctl_update_pending_flush_sspp() 428 [SSPP_VIG3] = { { 0, 26, 6 }, { 3, 12 } },
|
/linux-6.6.21/drivers/gpu/drm/msm/disp/mdp5/ |
D | mdp5_ctl.c | 300 case SSPP_VIG3: return MDP5_CTL_LAYER_REG_VIG3(stage); in mdp_ctl_blend_mask() 323 case SSPP_VIG3: return MDP5_CTL_LAYER_EXT_REG_VIG3_BIT3; in mdp_ctl_blend_ext_mask() 451 case SSPP_VIG3: return MDP5_CTL_FLUSH_VIG3; in mdp_ctl_flush_mask_pipe()
|
D | mdp5_cfg.c | 287 [SSPP_VIG2] = 7, [SSPP_VIG3] = 19, 539 [SSPP_VIG2] = 7, [SSPP_VIG3] = 19,
|
D | mdp5_kms.c | 688 SSPP_VIG0, SSPP_VIG1, SSPP_VIG2, SSPP_VIG3, in hwpipe_init() enumerator
|
D | mdp5.xml.h | 84 SSPP_VIG3 = 9, enumerator 558 case SSPP_VIG3: return (mdp5_cfg->pipe_vig.base[3]); in __offset_PIPE()
|
/linux-6.6.21/drivers/gpu/drm/msm/disp/dpu1/catalog/ |
D | dpu_3_0_msm8998.h | 94 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_4_0_sdm845.h | 92 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_5_0_sm8150.h | 101 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_6_0_sm8250.h | 100 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_7_0_sm8350.h | 100 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_5_1_sc8180x.h | 100 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_8_1_sm8450.h | 101 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_9_0_sm8550.h | 102 .name = "sspp_3", .id = SSPP_VIG3,
|
D | dpu_8_0_sc8280xp.h | 100 .name = "sspp_3", .id = SSPP_VIG3,
|