| /linux-6.6.21/Documentation/devicetree/bindings/iio/adc/ |
| D | rockchip-saradc.yaml | 77 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
|
| /linux-6.6.21/include/dt-bindings/clock/ |
| D | rk3188-cru-common.h | 82 #define PCLK_SARADC 330 macro
|
| D | rk3128-cru.h | 91 #define PCLK_SARADC 318 macro
|
| D | rv1108-cru.h | 130 #define PCLK_SARADC 279 macro
|
| D | rk3368-cru.h | 131 #define PCLK_SARADC 347 macro
|
| D | px30-cru.h | 166 #define PCLK_SARADC 343 macro
|
| D | rk3328-cru.h | 165 #define PCLK_SARADC 234 macro
|
| D | rk3288-cru.h | 139 #define PCLK_SARADC 347 macro
|
| D | rk3308-cru.h | 189 #define PCLK_SARADC 210 macro
|
| D | rockchip,rv1126-cru.h | 327 #define PCLK_SARADC 266 macro
|
| D | rk3399-cru.h | 252 #define PCLK_SARADC 357 macro
|
| D | rockchip,rk3588-cru.h | 159 #define PCLK_SARADC 144 macro
|
| D | rk3568-cru.h | 337 #define PCLK_SARADC 274 macro
|
| /linux-6.6.21/drivers/clk/rockchip/ |
| D | clk-rk3128.c | 511 GATE(PCLK_SARADC, "pclk_saradc", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 14, GFLAGS),
|
| D | clk-rk3188.c | 528 GATE(PCLK_SARADC, "pclk_saradc", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 14, GFLAGS),
|
| D | clk-rk3328.c | 792 GATE(PCLK_SARADC, "pclk_saradc", "pclk_bus", 0, RK3328_CLKGATE_CON(17), 15, GFLAGS),
|
| D | clk-rv1108.c | 652 GATE(PCLK_SARADC, "pclk_saradc", "pclk_bus_pre", 0,
|
| D | clk-rk3368.c | 791 GATE(PCLK_SARADC, "pclk_saradc", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 15, GFLAGS),
|
| D | clk-rk3288.c | 746 GATE(PCLK_SARADC, "pclk_saradc", "pclk_peri", 0, RK3288_CLKGATE_CON(7), 1, GFLAGS),
|
| D | clk-px30.c | 860 GATE(PCLK_SARADC, "pclk_saradc", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 3, GFLAGS),
|
| D | clk-rk3308.c | 878 GATE(PCLK_SARADC, "pclk_saradc", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 7, GFLAGS),
|
| D | clk-rv1126.c | 569 GATE(PCLK_SARADC, "pclk_saradc", "pclk_pdbus", 0,
|
| /linux-6.6.21/arch/arm/boot/dts/rockchip/ |
| D | rk3xxx.dtsi | 444 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
|
| D | rv1126.dtsi | 364 clocks = <&cru CLK_SARADC>, <&cru PCLK_SARADC>;
|
| D | rk3128.dtsi | 420 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
|