Home
last modified time | relevance | path

Searched refs:xin_id (Results 1 – 10 of 10) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_vbif.c56 u32 xin_id, u32 value) in dpu_hw_set_mem_type() argument
67 if (!vbif || xin_id >= MAX_XIN_COUNT || xin_id >= 16) in dpu_hw_set_mem_type()
72 if (xin_id >= 8) { in dpu_hw_set_mem_type()
73 xin_id -= 8; in dpu_hw_set_mem_type()
78 bit_off = (xin_id & 0x7) * 4; in dpu_hw_set_mem_type()
86 u32 xin_id, bool rd, u32 limit) in dpu_hw_set_limit_conf() argument
98 reg_off += (xin_id / 4) * 4; in dpu_hw_set_limit_conf()
99 bit_off = (xin_id % 4) * 8; in dpu_hw_set_limit_conf()
107 u32 xin_id, bool rd) in dpu_hw_get_limit_conf() argument
120 reg_off += (xin_id / 4) * 4; in dpu_hw_get_limit_conf()
[all …]
Ddpu_hw_vbif.h27 u32 xin_id, bool rd, u32 limit);
37 u32 xin_id, bool rd);
46 u32 xin_id, bool enable);
55 u32 xin_id);
65 u32 xin_id, u32 level, u32 remap_level);
74 u32 xin_id, u32 value);
93 void (*set_write_gather_en)(struct dpu_hw_vbif *vbif, u32 xin_id);
Ddpu_vbif.c40 static int _dpu_vbif_wait_for_xin_halt(struct dpu_hw_vbif *vbif, u32 xin_id) in _dpu_vbif_wait_for_xin_halt() argument
53 status = vbif->ops.get_halt_ctrl(vbif, xin_id); in _dpu_vbif_wait_for_xin_halt()
57 status = vbif->ops.get_halt_ctrl(vbif, xin_id); in _dpu_vbif_wait_for_xin_halt()
66 dpu_vbif_name(vbif->idx), xin_id); in _dpu_vbif_wait_for_xin_halt()
70 dpu_vbif_name(vbif->idx), xin_id); in _dpu_vbif_wait_for_xin_halt()
111 dpu_vbif_name(vbif->idx), params->xin_id, in _dpu_vbif_apply_dynamic_ot_limit()
150 params->xin_id, params->rd); in _dpu_vbif_get_ot_limit()
157 dpu_vbif_name(vbif->idx), params->xin_id, ot_lim); in _dpu_vbif_get_ot_limit()
193 vbif->ops.set_write_gather_en(vbif, params->xin_id); in dpu_vbif_set_ot_limit()
200 trace_dpu_perf_set_ot(params->num, params->xin_id, ot_lim, in dpu_vbif_set_ot_limit()
[all …]
Ddpu_vbif.h11 u32 xin_id; member
23 u32 xin_id; member
39 u32 xin_id; member
Ddpu_trace.h75 TP_PROTO(u32 pnum, u32 xin_id, u32 rd_lim, u32 vbif_idx),
76 TP_ARGS(pnum, xin_id, rd_lim, vbif_idx),
79 __field(u32, xin_id)
85 __entry->xin_id = xin_id;
90 __entry->pnum, __entry->xin_id, __entry->rd_lim,
848 TP_PROTO(enum dpu_vbif index, u32 xin_id),
849 TP_ARGS(index, xin_id),
852 __field( u32, xin_id )
856 __entry->xin_id = xin_id;
858 TP_printk("index:%d xin_id:%u", __entry->index, __entry->xin_id)
Ddpu_hw_catalog.h556 u32 xin_id; member
666 u32 xin_id; member
745 u32 xin_id; member
Ddpu_encoder_phys_wb.c47 ot_params.xin_id = hw_wb->caps->xin_id; in dpu_encoder_phys_wb_set_ot_limit()
84 qos_params.xin_id = hw_wb->caps->xin_id; in dpu_encoder_phys_wb_set_qos_remap()
92 qos_params.xin_id, qos_params.is_rt); in dpu_encoder_phys_wb_set_qos_remap()
Ddpu_plane.c427 ot_params.xin_id = pdpu->pipe_hw->cap->xin_id; in _dpu_plane_set_ot_limit()
453 qos_params.xin_id = pdpu->pipe_hw->cap->xin_id; in _dpu_plane_set_qos_remap()
460 qos_params.xin_id, qos_params.is_rt, in _dpu_plane_set_qos_remap()
Ddpu_hw_catalog.c792 .xin_id = _xinid, \
1299 .xin_id = __xin_id, \
1396 .xin_id = 7,
Ddpu_hw_sspp.c743 (u32 *) &cfg->xin_id); in _dpu_hw_sspp_init_debugfs()