| /linux-6.1.9/drivers/gpu/drm/radeon/ |
| D | btc_dpm.c | 1308 u16 *vddc, u16 *vddci) in btc_apply_voltage_delta_rules() argument
1313 if ((0 == *vddc) || (0 == *vddci)) in btc_apply_voltage_delta_rules()
1316 if (*vddc > *vddci) { in btc_apply_voltage_delta_rules()
1317 if ((*vddc - *vddci) > rdev->pm.dpm.dyn_state.vddc_vddci_delta) { in btc_apply_voltage_delta_rules()
1319 (*vddc - rdev->pm.dpm.dyn_state.vddc_vddci_delta)); in btc_apply_voltage_delta_rules()
1323 if ((*vddci - *vddc) > rdev->pm.dpm.dyn_state.vddc_vddci_delta) { in btc_apply_voltage_delta_rules()
1326 *vddc = (new_voltage < max_vddc) ? new_voltage : max_vddc; in btc_apply_voltage_delta_rules()
1402 if (ulv_pl->vddc) { in btc_populate_ulv_state()
2100 u16 vddc, vddci; in btc_apply_state_adjust_rules() local
2118 if (ps->high.vddc > max_limits->vddc) in btc_apply_state_adjust_rules()
[all …]
|
| D | rv6xx_dpm.c | 485 pi->hw.vddc[R600_POWER_LEVEL_CTXSW] = state->high.vddc; in rv6xx_calculate_voltage_stepping_parameters()
486 pi->hw.vddc[R600_POWER_LEVEL_HIGH] = state->high.vddc; in rv6xx_calculate_voltage_stepping_parameters()
487 pi->hw.vddc[R600_POWER_LEVEL_MEDIUM] = state->medium.vddc; in rv6xx_calculate_voltage_stepping_parameters()
488 pi->hw.vddc[R600_POWER_LEVEL_LOW] = state->low.vddc; in rv6xx_calculate_voltage_stepping_parameters()
508 if ((state->high.vddc == state->medium.vddc) && in rv6xx_calculate_voltage_stepping_parameters()
516 if ((state->medium.vddc == state->low.vddc) && in rv6xx_calculate_voltage_stepping_parameters()
725 pi->hw.vddc[i]); in rv6xx_program_voltage_stepping_parameters_except_lowest_entry()
767 pi->hw.vddc[0]); in rv6xx_program_voltage_stepping_parameters_lowest_entry()
948 pi->hw.vddc[i], in rv6xx_get_master_voltage_mask()
973 new_state->low.vddc, in rv6xx_enable_static_voltage_control()
[all …]
|
| D | si_dpm.c | 1753 s64 kt, kv, leakage_w, i_leakage, vddc; in si_calculate_leakage_for_v_and_t_formula() local
1758 vddc = div64_s64(drm_int2fixp(v), 1000); in si_calculate_leakage_for_v_and_t_formula()
1767 tmp = drm_fixp_mul(t_slope, vddc) + t_intercept; in si_calculate_leakage_for_v_and_t_formula()
1770 kv = drm_fixp_mul(av, drm_fixp_exp(drm_fixp_mul(bv, vddc))); in si_calculate_leakage_for_v_and_t_formula()
1772 leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc); in si_calculate_leakage_for_v_and_t_formula()
1791 s64 kt, kv, leakage_w, i_leakage, vddc; in si_calculate_leakage_for_v_formula() local
1794 vddc = div64_s64(drm_int2fixp(v), 1000); in si_calculate_leakage_for_v_formula()
1798 drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff->bv), 100000000), vddc))); in si_calculate_leakage_for_v_formula()
1800 leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc); in si_calculate_leakage_for_v_formula()
2273 SISLANDS_SMC_VOLTAGE_VALUE vddc; in si_populate_power_containment_values() local
[all …]
|
| D | rv770_dpm.c | 567 int rv770_populate_vddc_value(struct radeon_device *rdev, u16 vddc, in rv770_populate_vddc_value() argument
580 if (vddc <= pi->vddc_table[i].vddc) { in rv770_populate_vddc_value()
582 voltage->value = cpu_to_be16(vddc); in rv770_populate_vddc_value()
665 ret = rv770_populate_vddc_value(rdev, pl->vddc, in rv770_convert_power_level_to_smc()
666 &level->vddc); in rv770_convert_power_level_to_smc()
944 &table->ACPIState.levels[0].vddc); in rv770_populate_smc_acpi_state()
958 &table->ACPIState.levels[0].vddc); in rv770_populate_smc_acpi_state()
1073 initial_state->low.vddc, in rv770_populate_smc_initial_state()
1074 &table->initialState.levels[0].vddc); in rv770_populate_smc_initial_state()
1135 pi->vddc_table[i].vddc)); in rv770_populate_smc_vddc_table()
[all …]
|
| D | ni_dpm.c | 745 s64 kt, kv, leakage_w, i_leakage, vddc, temperature; in ni_calculate_leakage_for_v_and_t_formula() local
748 vddc = div64_s64(drm_int2fixp(v), 1000); in ni_calculate_leakage_for_v_and_t_formula()
754 drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff->bv), 1000), vddc))); in ni_calculate_leakage_for_v_and_t_formula()
756 leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc); in ni_calculate_leakage_for_v_and_t_formula()
812 if (ps->performance_levels[i].vddc > max_limits->vddc) in ni_apply_state_adjust_rules()
813 ps->performance_levels[i].vddc = max_limits->vddc; in ni_apply_state_adjust_rules()
836 if (ps->performance_levels[i].vddc < ps->performance_levels[i - 1].vddc) in ni_apply_state_adjust_rules()
837 ps->performance_levels[i].vddc = ps->performance_levels[i - 1].vddc; in ni_apply_state_adjust_rules()
875 max_limits->vddc, &ps->performance_levels[i].vddc); in ni_apply_state_adjust_rules()
881 max_limits->vddc, &ps->performance_levels[i].vddc); in ni_apply_state_adjust_rules()
[all …]
|
| D | rv6xx_dpm.h | 40 u16 vddc[R600_PM_NUMBER_OF_VOLTAGE_LEVELS]; member
82 u16 vddc; member
|
| D | rv770_dpm.h | 66 u16 vddc; member
145 u16 vddc; member
218 int rv770_populate_vddc_value(struct radeon_device *rdev, u16 vddc,
|
| D | btc_dpm.h | 56 u16 *vddc, u16 *vddci);
|
| D | rv730_dpm.c | 244 &table->ACPIState.levels[0].vddc); in rv730_populate_smc_acpi_state()
251 &table->ACPIState.levels[0].vddc); in rv730_populate_smc_acpi_state()
362 initial_state->low.vddc, in rv730_populate_smc_initial_state()
363 &table->initialState.levels[0].vddc); in rv730_populate_smc_initial_state()
|
| D | rv770_smc.h | 110 RV770_SMC_VOLTAGE_VALUE vddc; member
|
| D | ci_dpm.c | 246 static u8 ci_convert_to_vid(u16 vddc) in ci_convert_to_vid() argument
248 return (6200 - (vddc * VOLTAGE_SCALE)) / 25; in ci_convert_to_vid()
273 lo_vid[i] = ci_convert_to_vid(rdev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc); in ci_populate_bapm_vddc_vid_sidd()
1317 u16 vddc, vddci; in ci_get_leakage_voltages() local
1326 if (radeon_atom_get_voltage_evv(rdev, virtual_voltage_id, &vddc) != 0) in ci_get_leakage_voltages()
1328 if (vddc != 0 && vddc != virtual_voltage_id) { in ci_get_leakage_voltages()
1329 pi->vddc_leakage.actual_voltage[pi->vddc_leakage.count] = vddc; in ci_get_leakage_voltages()
1337 if (radeon_atom_get_leakage_vddc_based_on_leakage_params(rdev, &vddc, &vddci, in ci_get_leakage_voltages()
1340 if (vddc != 0 && vddc != virtual_voltage_id) { in ci_get_leakage_voltages()
1341 pi->vddc_leakage.actual_voltage[pi->vddc_leakage.count] = vddc; in ci_get_leakage_voltages()
[all …]
|
| /linux-6.1.9/drivers/gpu/drm/amd/pm/legacy-dpm/ |
| D | si_dpm.c | 1861 s64 kt, kv, leakage_w, i_leakage, vddc; in si_calculate_leakage_for_v_and_t_formula() local
1866 vddc = div64_s64(drm_int2fixp(v), 1000); in si_calculate_leakage_for_v_and_t_formula()
1875 tmp = drm_fixp_mul(t_slope, vddc) + t_intercept; in si_calculate_leakage_for_v_and_t_formula()
1878 kv = drm_fixp_mul(av, drm_fixp_exp(drm_fixp_mul(bv, vddc))); in si_calculate_leakage_for_v_and_t_formula()
1880 leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc); in si_calculate_leakage_for_v_and_t_formula()
1899 s64 kt, kv, leakage_w, i_leakage, vddc; in si_calculate_leakage_for_v_formula() local
1902 vddc = div64_s64(drm_int2fixp(v), 1000); in si_calculate_leakage_for_v_formula()
1906 drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff->bv), 100000000), vddc))); in si_calculate_leakage_for_v_formula()
1908 leakage_w = drm_fixp_mul(drm_fixp_mul(drm_fixp_mul(i_leakage, kt), kv), vddc); in si_calculate_leakage_for_v_formula()
2387 SISLANDS_SMC_VOLTAGE_VALUE vddc; in si_populate_power_containment_values() local
[all …]
|
| D | si_dpm.h | 441 RV770_SMC_VOLTAGE_VALUE vddc; member
489 u16 vddc; member
608 u16 vddc; member
768 NISLANDS_SMC_VOLTAGE_VALUE vddc; member
|
| /linux-6.1.9/Documentation/devicetree/bindings/display/bridge/ |
| D | toshiba,tc358762.yaml | 24 vddc-supply:
47 - vddc-supply
61 vddc-supply = <&vcc_1v2_reg>;
|
| D | toshiba,tc358768.yaml | 29 vddc-supply:
76 - vddc-supply
103 vddc-supply = <&v1_2d>;
|
| D | toshiba,tc358764.txt | 6 - vddc-supply: core voltage supply, 1.2V
23 vddc-supply = <&vcc_1v2_reg>;
|
| /linux-6.1.9/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
| D | cyan_skillfish_ppt.c | 58 uint32_t vddc; member
457 cyan_skillfish_user_settings.vddc = input[2]; in cyan_skillfish_od_edit_dpm_table()
467 cyan_skillfish_user_settings.vddc = CYAN_SKILLFISH_VDDC_MAGIC; in cyan_skillfish_od_edit_dpm_table()
483 if ((cyan_skillfish_user_settings.vddc != CYAN_SKILLFISH_VDDC_MAGIC) && in cyan_skillfish_od_edit_dpm_table()
484 (cyan_skillfish_user_settings.vddc < CYAN_SKILLFISH_VDDC_MIN || in cyan_skillfish_od_edit_dpm_table()
485 cyan_skillfish_user_settings.vddc > CYAN_SKILLFISH_VDDC_MAX)) { in cyan_skillfish_od_edit_dpm_table()
498 if (cyan_skillfish_user_settings.vddc == CYAN_SKILLFISH_VDDC_MAGIC) { in cyan_skillfish_od_edit_dpm_table()
509 vid = (1550 - cyan_skillfish_user_settings.vddc) * 160 / 1000; in cyan_skillfish_od_edit_dpm_table()
|
| /linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | hwmgr_ppt.h | 37 uint16_t vddc; member
66 uint16_t vddc; member
|
| D | smu7_hwmgr.c | 957 entries[i].vddc = dep_sclk_table->entries[i].vddc; in smu7_odn_initial_default_setting()
969 entries[i].vddc = dep_mclk_table->entries[i].vddc; in smu7_odn_initial_default_setting()
995 || min_vddc > dep_sclk_table->entries[0].vddc) in smu7_setup_voltage_range_from_vbios()
996 min_vddc = dep_sclk_table->entries[0].vddc; in smu7_setup_voltage_range_from_vbios()
999 || max_vddc < dep_sclk_table->entries[dep_sclk_table->count-1].vddc) in smu7_setup_voltage_range_from_vbios()
1000 max_vddc = dep_sclk_table->entries[dep_sclk_table->count-1].vddc; in smu7_setup_voltage_range_from_vbios()
1040 if (dep_table->entries[i].vddc != odn_dep_table->entries[i].vddc) { in smu7_check_dpm_table_updated()
1049 if (dep_table->entries[i].vddc != odn_dep_table->entries[i].vddc) { in smu7_check_dpm_table_updated()
1999 uint16_t vddc = 0; in smu7_get_evv_voltages() local
2068 sclk, vv_id, &vddc) == 0) { in smu7_get_evv_voltages()
[all …]
|
| D | smu_helper.c | 36 uint8_t convert_to_vid(uint16_t vddc) in convert_to_vid() argument
38 return (uint8_t) ((6200 - (vddc * VOLTAGE_SCALE)) / 25); in convert_to_vid()
569 if (req_vddc <= vddc_table->entries[i].vddc) { in phm_apply_dal_min_voltage_request()
570 req_volt = (((uint32_t)vddc_table->entries[i].vddc) * VOLTAGE_SCALE); in phm_apply_dal_min_voltage_request()
712 dep_table->entries[i].vddc = allowed_dep_table->entries[i].vddc; in smu_get_voltage_dependency_table_ppt_v1()
|
| D | vega10_hwmgr.c | 343 odn_table->max_vddc = dep_table[0]->entries[dep_table[0]->count - 1].vddc; in vega10_odn_initial_default_setting()
345 odn_table->min_vddc = dep_table[0]->entries[0].vddc; in vega10_odn_initial_default_setting()
351 od_table[2]->entries[i].vddc = odn_table->max_vddc > od_table[2]->entries[i].vddc ? in vega10_odn_initial_default_setting()
353 od_table[2]->entries[i].vddc; in vega10_odn_initial_default_setting()
556 uint32_t vddc = 0; in vega10_get_evv_voltages() local
581 VOLTAGE_TYPE_VDDC, sclk, vv_id, &vddc), in vega10_get_evv_voltages()
587 PP_ASSERT_WITH_CODE((vddc < 2000 && vddc != 0), in vega10_get_evv_voltages()
591 if (vddc != 0 && vddc != vv_id) { in vega10_get_evv_voltages()
592 data->vddc_leakage.actual_voltage[data->vddc_leakage.count] = (uint16_t)(vddc/100); in vega10_get_evv_voltages()
651 uint16_t *vddc) in vega10_patch_clock_voltage_limits_with_vddc_leakage() argument
[all …]
|
| /linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| D | hardwaremanager.h | 274 uint32_t vddc; member
386 uint32_t vddc; member
|
| /linux-6.1.9/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
| D | smu_v12_0.c | 345 smu->smu_table.boot_values.vddc = v_3_1->bootup_vddc_mv; in smu_v12_0_get_vbios_bootup_values()
362 smu->smu_table.boot_values.vddc = v_3_3->bootup_vddc_mv; in smu_v12_0_get_vbios_bootup_values()
|
| /linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| D | polaris10_smumgr.c | 370 *voltage |= (dep_table->entries[i].vddc * in polaris10_get_dependency_volt_by_clk()
380 (dep_table->entries[i].vddc - in polaris10_get_dependency_volt_by_clk()
398 *voltage |= (dep_table->entries[i - 1].vddc * VOLTAGE_SCALE) << VDDC_SHIFT; in polaris10_get_dependency_volt_by_clk()
407 (dep_table->entries[i].vddc - in polaris10_get_dependency_volt_by_clk()
1385 (mm_table->entries[count].vddc * VOLTAGE_SCALE) << VDDC_SHIFT; in polaris10_populate_smc_vce_level()
1389 mm_table->entries[count].vddc - VDDC_VDDCI_DELTA); in polaris10_populate_smc_vce_level()
1391 vddci = mm_table->entries[count].vddc - VDDC_VDDCI_DELTA; in polaris10_populate_smc_vce_level()
1434 (mm_table->entries[count].vddc * VOLTAGE_SCALE) << VDDC_SHIFT; in polaris10_populate_smc_samu_level()
1438 mm_table->entries[count].vddc - VDDC_VDDCI_DELTA); in polaris10_populate_smc_samu_level()
1440 vddci = mm_table->entries[count].vddc - VDDC_VDDCI_DELTA; in polaris10_populate_smc_samu_level()
[all …]
|
| D | vegam_smumgr.c | 618 *voltage |= (dep_table->entries[i].vddc * in vegam_get_dependency_volt_by_clk()
628 (dep_table->entries[i].vddc - in vegam_get_dependency_volt_by_clk()
646 *voltage |= (dep_table->entries[i - 1].vddc * VOLTAGE_SCALE) << VDDC_SHIFT; in vegam_get_dependency_volt_by_clk()
656 (dep_table->entries[i - 1].vddc - in vegam_get_dependency_volt_by_clk()
1215 (mm_table->entries[count].vddc * VOLTAGE_SCALE) << VDDC_SHIFT; in vegam_populate_smc_vce_level()
1219 mm_table->entries[count].vddc - VDDC_VDDCI_DELTA); in vegam_populate_smc_vce_level()
1221 vddci = mm_table->entries[count].vddc - VDDC_VDDCI_DELTA; in vegam_populate_smc_vce_level()
1329 (mm_table->entries[count].vddc * VOLTAGE_SCALE) << VDDC_SHIFT; in vegam_populate_smc_uvd_level()
1333 mm_table->entries[count].vddc - VDDC_VDDCI_DELTA); in vegam_populate_smc_uvd_level()
1335 vddci = mm_table->entries[count].vddc - VDDC_VDDCI_DELTA; in vegam_populate_smc_uvd_level()
|