| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_hwseq.c | 177 unsigned int tg_inst) in dce_crtc_switch_to_clk_src() argument
180 REG_UPDATE(PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
186 REG_UPDATE_2(PHYPLL_PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
190 REG_UPDATE(PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
196 REG_UPDATE_2(PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
200 if (REG(PHYPLL_PIXEL_RATE_CNTL[tg_inst])) in dce_crtc_switch_to_clk_src()
201 REG_UPDATE(PHYPLL_PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
205 clk_src->id, tg_inst); in dce_crtc_switch_to_clk_src()
|
| D | dce_stream_encoder.c | 1488 int tg_inst, bool enable) in setup_stereo_sync() argument
1491 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, tg_inst); in setup_stereo_sync()
1497 int tg_inst) in dig_connect_to_otg() argument
1501 REG_UPDATE(DIG_FE_CNTL, DIG_SOURCE_SELECT, tg_inst); in dig_connect_to_otg()
1507 uint32_t tg_inst = 0; in dig_source_otg() local
1510 REG_GET(DIG_FE_CNTL, DIG_SOURCE_SELECT, &tg_inst); in dig_source_otg()
1512 return tg_inst; in dig_source_otg()
|
| D | dce_hwseq.h | 1207 unsigned int tg_inst);
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/ |
| D | dc_dmub_srv.c | 257 void dc_dmub_srv_drr_update_cmd(struct dc *dc, uint32_t tg_inst, uint32_t vtotal_min, uint32_t vtot… in dc_dmub_srv_drr_update_cmd() argument
265 cmd.drr_update.dmub_optc_state_req.tg_inst = tg_inst; in dc_dmub_srv_drr_update_cmd()
275 void dc_dmub_srv_set_drr_manual_trigger_cmd(struct dc *dc, uint32_t tg_inst) in dc_dmub_srv_set_drr_manual_trigger_cmd() argument
281 cmd.drr_update.dmub_optc_state_req.tg_inst = tg_inst; in dc_dmub_srv_set_drr_manual_trigger_cmd()
307 int tg_inst = 0; in dc_dmub_srv_get_timing_generator_offset() local
314 tg_inst = pipe->stream_res.tg->inst; in dc_dmub_srv_get_timing_generator_offset()
318 return tg_inst; in dc_dmub_srv_get_timing_generator_offset()
343 int tg_inst = dc_dmub_srv_get_timing_generator_offset(dc, stream); in dc_dmub_srv_p_state_delegate() local
345 config_data->pipe_data[tg_inst].pix_clk_100hz = stream->timing.pix_clk_100hz; in dc_dmub_srv_p_state_delegate()
346 config_data->pipe_data[tg_inst].min_refresh_in_hz = min_refresh_in_hz; in dc_dmub_srv_p_state_delegate()
[all …]
|
| D | dc_dmub_srv.h | 75 void dc_dmub_srv_drr_update_cmd(struct dc *dc, uint32_t tg_inst, uint32_t vtotal_min, uint32_t vtot…
77 void dc_dmub_srv_set_drr_manual_trigger_cmd(struct dc *dc, uint32_t tg_inst);
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/virtual/ |
| D | virtual_stream_encoder.c | 93 int tg_inst) in virtual_dig_connect_to_otg() argument
98 int tg_inst, in virtual_setup_stereo_sync() argument
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_stream_encoder.c | 1476 int tg_inst, bool enable) in enc1_setup_stereo_sync() argument
1479 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, tg_inst); in enc1_setup_stereo_sync()
1485 int tg_inst) in enc1_dig_connect_to_otg() argument
1489 REG_UPDATE(DIG_FE_CNTL, DIG_SOURCE_SELECT, tg_inst); in enc1_dig_connect_to_otg()
1495 uint32_t tg_inst = 0; in enc1_dig_source_otg() local
1498 REG_GET(DIG_FE_CNTL, DIG_SOURCE_SELECT, &tg_inst); in enc1_dig_source_otg()
1500 return tg_inst; in enc1_dig_source_otg()
|
| D | dcn10_stream_encoder.h | 666 int tg_inst, bool enable);
698 int tg_inst);
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| D | stream_encoder.h | 207 int tg_inst,
215 int tg_inst);
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_resource.c | 2087 int tg_inst = pool->timing_generator_count - 1; in acquire_first_free_pipe() local
2089 pipe_ctx->stream_res.tg = pool->timing_generators[tg_inst]; in acquire_first_free_pipe()
2090 pipe_ctx->stream_res.opp = pool->opps[tg_inst]; in acquire_first_free_pipe()
2334 unsigned int i, inst, tg_inst = 0; in acquire_resource_from_hw_enabled_state() local
2349 tg_inst = pool->stream_enc[i]->funcs->dig_source_otg( in acquire_resource_from_hw_enabled_state()
2359 if (tg_inst >= pool->timing_generator_count) in acquire_resource_from_hw_enabled_state()
2362 if (!res_ctx->pipe_ctx[tg_inst].stream) { in acquire_resource_from_hw_enabled_state()
2363 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[tg_inst]; in acquire_resource_from_hw_enabled_state()
2365 pipe_ctx->stream_res.tg = pool->timing_generators[tg_inst]; in acquire_resource_from_hw_enabled_state()
2366 id_src[0] = tg_inst; in acquire_resource_from_hw_enabled_state()
[all …]
|
| D | dc.c | 1176 unsigned int enc_inst, tg_inst = 0; in disable_vbios_mode_if_required() local
1183 tg_inst = dc->res_pool->stream_enc[j]->funcs->dig_source_otg( in disable_vbios_mode_if_required()
1191 tg_inst, &pix_clk_100hz); in disable_vbios_mode_if_required()
1529 unsigned int i, enc_inst, tg_inst = 0; in dc_validate_boot_timing() local
1550 tg_inst = dc->res_pool->stream_enc[i]->funcs->dig_source_otg( in dc_validate_boot_timing()
1560 if (tg_inst >= dc->res_pool->timing_generator_count) in dc_validate_boot_timing()
1563 tg = dc->res_pool->timing_generators[tg_inst]; in dc_validate_boot_timing()
1618 tg_inst, &pix_clk_100hz); in dc_validate_boot_timing()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dmub/inc/ |
| D | dmub_cmd.h | 2944 uint32_t tg_inst; member
|