| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 47 #define mmUVD_LMI_CTRL 0x3D66 macro
|
| D | uvd_4_2_d.h | 49 #define mmUVD_LMI_CTRL 0x3d66 macro
|
| D | uvd_3_1_d.h | 51 #define mmUVD_LMI_CTRL 0x3d66 macro
|
| D | uvd_5_0_d.h | 55 #define mmUVD_LMI_CTRL 0x3d66 macro
|
| D | uvd_6_0_d.h | 71 #define mmUVD_LMI_CTRL 0x3d66 macro
|
| D | uvd_7_0_offset.h | 158 #define mmUVD_LMI_CTRL … macro
|
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 336 #define mmUVD_LMI_CTRL … macro
|
| D | vcn_2_5_offset.h | 959 #define mmUVD_LMI_CTRL … macro
|
| D | vcn_2_0_0_offset.h | 562 #define mmUVD_LMI_CTRL … macro
|
| D | vcn_3_0_0_offset.h | 1473 #define mmUVD_LMI_CTRL … macro
|
| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v1_0.c | 809 tmp = RREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL); in vcn_v1_0_start_spg_mode()
810 WREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL, tmp | in vcn_v1_0_start_spg_mode()
991 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL, in vcn_v1_0_start_dpg_mode()
1046 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_CTRL, in vcn_v1_0_start_dpg_mode()
|
| D | vcn_v2_0.c | 833 UVD, 0, mmUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v2_0_start_dpg_mode()
961 tmp = RREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL); in vcn_v2_0_start()
962 WREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL, tmp | in vcn_v2_0_start()
|
| D | uvd_v3_1.c | 355 WREG32(mmUVD_LMI_CTRL, 0x40 | (1 << 8) | (1 << 13) | in uvd_v3_1_start()
|
| D | uvd_v4_2.c | 312 WREG32(mmUVD_LMI_CTRL, 0x203108); in uvd_v4_2_start()
|
| D | uvd_v5_0.c | 352 WREG32(mmUVD_LMI_CTRL, 0x40 | (1 << 8) | (1 << 13) | in uvd_v5_0_start()
|
| D | vcn_v2_5.c | 815 VCN, 0, mmUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v2_5_start_dpg_mode()
961 tmp = RREG32_SOC15(VCN, i, mmUVD_LMI_CTRL); in vcn_v2_5_start()
963 WREG32_SOC15(VCN, i, mmUVD_LMI_CTRL, tmp | 0x8| in vcn_v2_5_start()
|
| D | vcn_v3_0.c | 981 VCN, inst_idx, mmUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v3_0_start_dpg_mode()
1140 tmp = RREG32_SOC15(VCN, i, mmUVD_LMI_CTRL); in vcn_v3_0_start()
1141 WREG32_SOC15(VCN, i, mmUVD_LMI_CTRL, tmp | in vcn_v3_0_start()
|
| D | uvd_v7_0.c | 886 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL), in uvd_v7_0_sriov_start()
1001 WREG32_SOC15(UVD, k, mmUVD_LMI_CTRL, in uvd_v7_0_start()
|
| D | uvd_v6_0.c | 761 WREG32(mmUVD_LMI_CTRL, in uvd_v6_0_start()
|