Home
last modified time | relevance | path

Searched refs:min_ttu_vblank (Results 1 – 19 of 19) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/
Ddml1_display_rq_dlg_calc.c1026 double min_ttu_vblank; in dml1_rq_dlg_get_dlg_params() local
1165 min_ttu_vblank = dlg_sys_param->t_urg_wm_us; in dml1_rq_dlg_get_dlg_params()
1167 min_ttu_vblank = dml_max(dlg_sys_param->t_sr_wm_us, min_ttu_vblank); in dml1_rq_dlg_get_dlg_params()
1169 min_ttu_vblank = dml_max(dlg_sys_param->t_mclk_wm_us, min_ttu_vblank); in dml1_rq_dlg_get_dlg_params()
1170 min_ttu_vblank = min_ttu_vblank + t_calc_us; in dml1_rq_dlg_get_dlg_params()
1172 min_dst_y_ttu_vblank = min_ttu_vblank * pclk_freq_in_mhz / (double) htotal; in dml1_rq_dlg_get_dlg_params()
1180 DTRACE("DLG: %s: min_ttu_vblank = %3.2f", __func__, min_ttu_vblank); in dml1_rq_dlg_get_dlg_params()
1923 disp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml1_rq_dlg_get_dlg_params()
1924 ASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml1_rq_dlg_get_dlg_params()
Ddisplay_rq_dlg_helpers.c340 ttu_regs->min_ttu_vblank); in print__ttu_regs_st()
Ddisplay_mode_structs.h675 unsigned int min_ttu_vblank; member
Ddisplay_mode_vba.h80 dml_get_pipe_attr_decl(min_ttu_vblank);
Ddisplay_mode_vba.c141 dml_get_pipe_attr_func(min_ttu_vblank, mode_lib->vba.MinTTUVBlank);
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn32/
Ddisplay_rq_dlg_calc_32.c226 double min_ttu_vblank; in dml32_rq_dlg_get_dlg_reg() local
279 …min_ttu_vblank = get_min_ttu_vblank_in_us(mode_lib, e2e_pipe_param, num_pipes, pipe_idx); // From … in dml32_rq_dlg_get_dlg_reg()
282 dml_print("DML_DLG: %s: min_ttu_vblank (us) = %3.2f\n", __func__, min_ttu_vblank); in dml32_rq_dlg_get_dlg_reg()
552 ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml32_rq_dlg_get_dlg_reg()
609 ASSERT(ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml32_rq_dlg_get_dlg_reg()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hw_sequencer_debug.c156 … (s->min_ttu_vblank * frac) / ref_clk_mhz / frac, (s->min_ttu_vblank * frac) / ref_clk_mhz % frac, in dcn10_get_hubp_states()
176 … (s->min_ttu_vblank * frac) / ref_clk_mhz / frac, (s->min_ttu_vblank * frac) / ref_clk_mhz % frac, in dcn10_get_hubp_states()
311 …>hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_vblank, in dcn10_get_ttu_states()
Ddcn10_hubp.c727 MIN_TTU_VBLANK, ttu_attr->min_ttu_vblank, in hubp1_setup_interdependent()
995 MIN_TTU_VBLANK, &ttu_attr->min_ttu_vblank, in hubp1_read_state_common()
1052 MIN_TTU_VBLANK, &s->min_ttu_vblank); in hubp1_read_state_common()
Ddcn10_hubp.h686 uint32_t min_ttu_vblank; member
Ddcn10_hw_sequencer.c196 DTN_INFO_MICRO_SEC(s->min_ttu_vblank); in dcn10_log_hubp_states()
270 …>hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_vblank, in dcn10_log_hubp_states()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_rq_dlg_calc_20.c823 double min_ttu_vblank; in dml20_rq_dlg_get_dlg_params() local
940 min_ttu_vblank = get_min_ttu_vblank(mode_lib, e2e_pipe_param, num_pipes, pipe_idx); in dml20_rq_dlg_get_dlg_params()
942 min_dst_y_ttu_vblank = min_ttu_vblank * pclk_freq_in_mhz / (double) htotal; in dml20_rq_dlg_get_dlg_params()
953 min_ttu_vblank); in dml20_rq_dlg_get_dlg_params()
1542 disp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml20_rq_dlg_get_dlg_params()
1543 ASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml20_rq_dlg_get_dlg_params()
Ddisplay_rq_dlg_calc_20v2.c823 double min_ttu_vblank; in dml20v2_rq_dlg_get_dlg_params() local
940 min_ttu_vblank = get_min_ttu_vblank(mode_lib, e2e_pipe_param, num_pipes, pipe_idx); in dml20v2_rq_dlg_get_dlg_params()
942 min_dst_y_ttu_vblank = min_ttu_vblank * pclk_freq_in_mhz / (double) htotal; in dml20v2_rq_dlg_get_dlg_params()
954 min_ttu_vblank); in dml20v2_rq_dlg_get_dlg_params()
1543 disp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml20v2_rq_dlg_get_dlg_params()
1544 ASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml20v2_rq_dlg_get_dlg_params()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_rq_dlg_calc_21.c869 double min_ttu_vblank; in dml_rq_dlg_get_dlg_params() local
986 min_ttu_vblank = get_min_ttu_vblank(mode_lib, e2e_pipe_param, num_pipes, pipe_idx); in dml_rq_dlg_get_dlg_params()
988 min_dst_y_ttu_vblank = min_ttu_vblank * pclk_freq_in_mhz / (double) htotal; in dml_rq_dlg_get_dlg_params()
1001 min_ttu_vblank); in dml_rq_dlg_get_dlg_params()
1650 disp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml_rq_dlg_get_dlg_params()
1651 ASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml_rq_dlg_get_dlg_params()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_rq_dlg_calc_30.c934 double min_ttu_vblank = 0; in dml_rq_dlg_get_dlg_params() local
1053 min_ttu_vblank = get_min_ttu_vblank(mode_lib, e2e_pipe_param, num_pipes, pipe_idx); in dml_rq_dlg_get_dlg_params()
1055 min_dst_y_ttu_vblank = min_ttu_vblank * pclk_freq_in_mhz / (double)htotal; in dml_rq_dlg_get_dlg_params()
1067 min_ttu_vblank); in dml_rq_dlg_get_dlg_params()
1735 disp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml_rq_dlg_get_dlg_params()
1736 ASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml_rq_dlg_get_dlg_params()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_rq_dlg_calc_31.c888 double min_ttu_vblank; in dml_rq_dlg_get_dlg_params() local
987 …min_ttu_vblank = get_min_ttu_vblank_in_us(mode_lib, e2e_pipe_param, num_pipes, pipe_idx); // From … in dml_rq_dlg_get_dlg_params()
995 dml_print("DML_DLG: %s: min_ttu_vblank (us) = %3.2f\n", __func__, min_ttu_vblank); in dml_rq_dlg_get_dlg_params()
1564 disp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml_rq_dlg_get_dlg_params()
1565 ASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml_rq_dlg_get_dlg_params()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn314/
Ddisplay_rq_dlg_calc_314.c974 double min_ttu_vblank; in dml_rq_dlg_get_dlg_params() local
1077 …min_ttu_vblank = get_min_ttu_vblank_in_us(mode_lib, e2e_pipe_param, num_pipes, pipe_idx); // From … in dml_rq_dlg_get_dlg_params()
1093 dml_print("DML_DLG: %s: min_ttu_vblank (us) = %3.2f\n", __func__, min_ttu_vblank); in dml_rq_dlg_get_dlg_params()
1679 disp_ttu_regs->min_ttu_vblank = min_ttu_vblank * refclk_freq_in_mhz; in dml_rq_dlg_get_dlg_params()
1680 ASSERT(disp_ttu_regs->min_ttu_vblank < dml_pow(2, 24)); in dml_rq_dlg_get_dlg_params()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubp.c291 MIN_TTU_VBLANK, ttu_attr->min_ttu_vblank, in hubp2_setup_interdependent()
1220 MIN_TTU_VBLANK, &ttu_attr->min_ttu_vblank, in hubp2_read_state_common()
1277 MIN_TTU_VBLANK, &s->min_ttu_vblank); in hubp2_read_state_common()
Ddcn20_hwseq.c1415 old_ttu_attr.min_ttu_vblank != new_ttu_attr->min_ttu_vblank || in dcn20_detect_pipe_changes()
1433 old_ttu_attr.min_ttu_vblank = new_ttu_attr->min_ttu_vblank; in dcn20_detect_pipe_changes()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/core/
Ddc.c3277 odm_pipe->ttu_regs.min_ttu_vblank = MAX_TTU; in commit_planes_for_stream()