Searched refs:SCLK_I2S0 (Results 1 – 22 of 22) sorted by relevance
| /linux-6.1.9/include/dt-bindings/clock/ |
| D | s3c2443.h | 32 #define SCLK_I2S0 18 macro
|
| D | rk3188-cru-common.h | 31 #define SCLK_I2S0 75 macro
|
| D | rk3128-cru.h | 28 #define SCLK_I2S0 80 macro
|
| D | rk3228-cru.h | 27 #define SCLK_I2S0 80 macro
|
| D | rv1108-cru.h | 25 #define SCLK_I2S0 75 macro
|
| D | rk3288-cru.h | 37 #define SCLK_I2S0 82 macro
|
| D | rk3328-cru.h | 30 #define SCLK_I2S0 41 macro
|
| /linux-6.1.9/drivers/clk/samsung/ |
| D | clk-s3c2443.c | 115 GATE(SCLK_I2S0, "sclk_i2s0", "mux_i2s0", SCLKCON, 9, 0, 0),
174 ALIAS(SCLK_I2S0, NULL, "i2s-if"),
|
| /linux-6.1.9/Documentation/devicetree/bindings/sound/ |
| D | rockchip-i2s.yaml | 125 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0>;
|
| /linux-6.1.9/drivers/clk/rockchip/ |
| D | clk-rk3188.c | 547 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, CLK_SET_RATE_PARENT,
672 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3128.c | 364 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
|
| D | clk-rk3228.c | 424 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
|
| D | clk-rk3328.c | 377 GATE(SCLK_I2S0, "clk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
|
| D | clk-rv1108.c | 508 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
|
| D | clk-rk3288.c | 370 GATE(SCLK_I2S0, "sclk_i2s0", "i2s_pre", CLK_SET_RATE_PARENT,
|
| /linux-6.1.9/arch/arm/boot/dts/ |
| D | rk3288-firefly-reload.dts | 222 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
|
| D | rk3188-bqedison2qc.dts | 451 clocks = <&cru SCLK_I2S0>;
|
| D | rk3188.dtsi | 171 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0>;
|
| D | rk3066a.dtsi | 160 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0>;
|
| D | rk322x.dtsi | 153 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
|
| D | rk3288.dtsi | 965 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0>;
|
| /linux-6.1.9/arch/arm64/boot/dts/rockchip/ |
| D | rk3328.dtsi | 215 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
|