Home
last modified time | relevance | path

Searched refs:PPLL_CNTL (Results 1 – 5 of 5) sorted by relevance

/linux-6.1.9/include/video/
Daty128.h243 #define PPLL_CNTL 0x0002 macro
Dradeon.h430 #define PPLL_CNTL 0x0002 macro
/linux-6.1.9/drivers/video/fbdev/aty/
Dradeon_pm.c2265 OUTPLL(PPLL_CNTL, 0xa433);
2405 tmp = INPLL(PPLL_CNTL);
2406 OUTPLL(PPLL_CNTL, tmp);
2454 OUTREG8(CLOCK_CNTL_INDEX, PPLL_CNTL + PLL_WR_EN);
2467 tmp = INPLL(PPLL_CNTL);
2468 OUTPLL(PPLL_CNTL, tmp & ~0x2);
2470 tmp = INPLL(PPLL_CNTL);
2471 OUTPLL(PPLL_CNTL, tmp & ~0x1);
Daty128fb.c1028 aty_st_pll(PPLL_CNTL, aty_ld_pll(PPLL_CNTL) & ~(0x00030000)); in aty128_set_crtc()
1333 aty_st_pll(PPLL_CNTL, in aty128_set_pll()
1334 aty_ld_pll(PPLL_CNTL) | PPLL_RESET | PPLL_ATOMIC_UPDATE_EN); in aty128_set_pll()
1357 aty_st_pll(PPLL_CNTL, aty_ld_pll(PPLL_CNTL) & ~PPLL_RESET); in aty128_set_pll()
Dradeon_base.c1381 OUTPLLP(PPLL_CNTL, in radeon_write_pll_regs()
1431 OUTPLLP(PPLL_CNTL, 0, in radeon_write_pll_regs()