Searched refs:PLL_ENABLE (Results 1 – 9 of 9) sorted by relevance
/linux-6.1.9/drivers/phy/ti/ |
D | phy-am654-serdes.c | 188 PLL_ENABLE, enumerator 229 [PLL_ENABLE] = REG_FIELD(WIZ_PLL_CTRL, 29, 31), 251 ret = regmap_field_write(phy->fields[PLL_ENABLE], PLL_ENABLE_STATE); in serdes_am654_enable_pll() 264 ret = regmap_field_write(phy->fields[PLL_ENABLE], PLL_DISABLE_STATE); in serdes_am654_disable_pll()
|
/linux-6.1.9/drivers/clk/spear/ |
D | clk-vco-pll.c | 47 #define PLL_ENABLE 2 macro 312 parent_name, 0, mode_reg, PLL_ENABLE, 0, lock); in clk_register_vco_pll()
|
/linux-6.1.9/sound/soc/codecs/ |
D | tlv320aic3x.c | 1085 snd_soc_component_update_bits(component, AIC3X_PLL_PROGA_REG, PLL_ENABLE, 0); in aic3x_hw_params() 1091 PLL_ENABLE, PLL_ENABLE); in aic3x_hw_params() 1447 PLL_ENABLE, PLL_ENABLE); in aic3x_set_bias_level() 1457 PLL_ENABLE, 0); in aic3x_set_bias_level()
|
D | tlv320aic3x.h | 223 #define PLL_ENABLE 0x80 macro
|
/linux-6.1.9/drivers/clk/tegra/ |
D | clk-tegra210.c | 322 #define PLL_ENABLE (1 << 30) macro 785 if (readl_relaxed(clk_base + pllcx->params->base_reg) & PLL_ENABLE) { in tegra210_pllcx_set_defaults() 838 if (val & PLL_ENABLE) { in tegra210_plla_set_defaults() 891 PLL_ENABLE) { in tegra210_plld_set_defaults() 944 if (val & PLL_ENABLE) { in plldss_defaults() 1063 if (val & PLL_ENABLE) { in tegra210_pllre_set_defaults() 1188 if (readl_relaxed(clk_base + pllx->params->base_reg) & PLL_ENABLE) { in tegra210_pllx_set_defaults() 1241 if (val & PLL_ENABLE) { in tegra210_pllmb_set_defaults() 1302 if (val & PLL_ENABLE) { in tegra210_pllp_set_defaults() 1365 if (val & PLL_ENABLE) { in tegra210_pllu_set_defaults() [all …]
|
/linux-6.1.9/drivers/clk/imx/ |
D | clk-imx6q.c | 384 #define PLL_ENABLE BIT(13) macro 412 reg &= ~PLL_ENABLE; in disable_anatop_clocks()
|
/linux-6.1.9/drivers/gpu/drm/i915/display/ |
D | intel_dpll_mgr.c | 3441 if (!(val & PLL_ENABLE)) in mg_pll_get_hw_state() 3505 if (!(val & PLL_ENABLE)) in dkl_pll_get_hw_state() 3576 if (!(val & PLL_ENABLE)) in icl_pll_get_hw_state() 3818 val |= PLL_ENABLE; in icl_pll_enable() 3941 val &= ~PLL_ENABLE; in icl_pll_disable()
|
D | intel_snps_phy.c | 1787 intel_uncore_rmw(&dev_priv->uncore, enable_reg, 0, PLL_ENABLE); in intel_mpllb_enable() 1832 intel_uncore_rmw(&i915->uncore, enable_reg, PLL_ENABLE, 0); in intel_mpllb_disable()
|
/linux-6.1.9/drivers/gpu/drm/i915/ |
D | i915_reg.h | 7283 #define PLL_ENABLE (1 << 31) macro
|