Home
last modified time | relevance | path

Searched refs:D_BDW (Results 1 – 2 of 2) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/i915/gvt/
Dmmio.h44 #define D_BDW (1 << 0) macro
51 #define D_GEN8PLUS (D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)
54 #define D_BDW_PLUS (D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)
56 #define D_PRE_SKL (D_BDW)
57 #define D_ALL (D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)
Dhandlers.c62 return D_BDW; in intel_gvt_get_device_type()
2363 MMIO_DH(FORCEWAKE_ACK_HSW, D_BDW, NULL, NULL); in init_generic_mmio_info()
2366 MMIO_DH(HSW_PWR_WELL_CTL1, D_BDW, NULL, power_well_ctl_mmio_write); in init_generic_mmio_info()
2367 MMIO_DH(HSW_PWR_WELL_CTL2, D_BDW, NULL, power_well_ctl_mmio_write); in init_generic_mmio_info()
2368 MMIO_DH(HSW_PWR_WELL_CTL3, D_BDW, NULL, power_well_ctl_mmio_write); in init_generic_mmio_info()
2369 MMIO_DH(HSW_PWR_WELL_CTL4, D_BDW, NULL, power_well_ctl_mmio_write); in init_generic_mmio_info()
2370 MMIO_DH(HSW_PWR_WELL_CTL5, D_BDW, NULL, power_well_ctl_mmio_write); in init_generic_mmio_info()
2371 MMIO_DH(HSW_PWR_WELL_CTL6, D_BDW, NULL, power_well_ctl_mmio_write); in init_generic_mmio_info()
2538 MMIO_DFH(_MMIO(0xb1f0), D_BDW, F_CMD_ACCESS, NULL, NULL); in init_bdw_mmio_info()
2539 MMIO_DFH(_MMIO(0xb1c0), D_BDW, F_CMD_ACCESS, NULL, NULL); in init_bdw_mmio_info()
[all …]