Home
last modified time | relevance | path

Searched refs:CLK_SDMMC0 (Results 1 – 13 of 13) sorted by relevance

/linux-6.1.9/include/dt-bindings/clock/
Dexynos5250.h84 #define CLK_SDMMC0 280 macro
Dexynos4.h135 #define CLK_SDMMC0 297 macro
Dexynos3250.h205 #define CLK_SDMMC0 199 macro
Drk3568-cru.h240 #define CLK_SDMMC0 177 macro
/linux-6.1.9/Documentation/devicetree/bindings/mmc/
Dsamsung,s3c6410-sdhci.yaml74 clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
/linux-6.1.9/drivers/clk/samsung/
Dclk-exynos5250.c561 GATE(CLK_SDMMC0, "sdmmc0", "div_aclk200", GATE_IP_FSYS, 12, 0, 0),
Dclk-exynos3250.c645 GATE(CLK_SDMMC0, "sdmmc0", "div_aclk_200", GATE_IP_FSYS, 5, 0, 0),
Dclk-exynos4.c839 GATE(CLK_SDMMC0, "sdmmc0", "aclk133", GATE_IP_FSYS, 5,
/linux-6.1.9/arch/arm/boot/dts/
Dexynos3250.dtsi383 clocks = <&cmu CLK_SDMMC0>, <&cmu CLK_SCLK_MMC0>;
Dexynos4.dtsi323 clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
Dexynos5250.dtsi546 clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
/linux-6.1.9/drivers/clk/rockchip/
Dclk-rk3568.c888 COMPOSITE_NODIV(CLK_SDMMC0, "clk_sdmmc0", clk_sdmmc_p, 0,
/linux-6.1.9/arch/arm64/boot/dts/rockchip/
Drk356x.dtsi1004 clocks = <&cru HCLK_SDMMC0>, <&cru CLK_SDMMC0>,