Searched refs:CLK_SCLK_MMC2 (Results 1 – 22 of 22) sorted by relevance
/linux-6.1.9/include/dt-bindings/clock/ |
D | exynos5410.h | 28 #define CLK_SCLK_MMC2 134 macro
|
D | exynos5250.h | 38 #define CLK_SCLK_MMC2 141 macro
|
D | exynos7-clk.h | 59 #define CLK_SCLK_MMC2 6 macro
|
D | exynos5420.h | 35 #define CLK_SCLK_MMC2 134 macro
|
D | exynos4.h | 60 #define CLK_SCLK_MMC2 147 macro
|
D | exynos3250.h | 257 #define CLK_SCLK_MMC2 249 macro
|
D | exynos5433.h | 568 #define CLK_SCLK_MMC2 61 macro
|
/linux-6.1.9/drivers/clk/samsung/ |
D | clk-exynos5410.c | 176 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",
|
D | clk-exynos5250.c | 479 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",
|
D | clk-exynos3250.c | 546 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc2_pre",
|
D | clk-exynos7.c | 521 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "dout_sclk_mmc2",
|
D | clk-exynos4.c | 771 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2", SRC_MASK_FSYS, 8,
|
D | clk-exynos5420.c | 1010 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "dout_mmc2",
|
D | clk-exynos5433.c | 2315 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "mout_sclk_mmc2_user",
|
/linux-6.1.9/Documentation/devicetree/bindings/mmc/ |
D | samsung,exynos-dw-mshc.yaml | 143 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
|
/linux-6.1.9/arch/arm/boot/dts/ |
D | exynos5410.dtsi | 156 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
|
D | exynos3250.dtsi | 407 clocks = <&cmu CLK_SDMMC2>, <&cmu CLK_SCLK_MMC2>;
|
D | exynos4.dtsi | 341 clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
|
D | exynos5250.dtsi | 570 clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
|
D | exynos5420.dtsi | 234 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
|
/linux-6.1.9/arch/arm64/boot/dts/exynos/ |
D | exynos7.dtsi | 604 <&clock_top1 CLK_SCLK_MMC2>;
|
D | exynos5433.dtsi | 1856 <&cmu_fsys CLK_SCLK_MMC2>;
|