Searched refs:rd_dat (Results 1 – 2 of 2) sorted by relevance
| /linux-5.19.10/drivers/net/phy/mscc/ |
| D | mscc_serdes.c | 16 u32 rd_dat; in pll5g_detune() local
19 rd_dat = vsc85xx_csr_read(phydev, MACRO_CTRL, PHY_S6G_PLL5G_CFG2); in pll5g_detune()
20 rd_dat &= ~PHY_S6G_PLL5G_CFG2_GAIN_MASK; in pll5g_detune()
21 rd_dat |= PHY_S6G_PLL5G_CFG2_ENA_GAIN; in pll5g_detune()
23 PHY_S6G_PLL5G_CFG2, rd_dat); in pll5g_detune()
31 u32 rd_dat; in pll5g_tune() local
34 rd_dat = vsc85xx_csr_read(phydev, MACRO_CTRL, PHY_S6G_PLL5G_CFG2); in pll5g_tune()
35 rd_dat &= ~PHY_S6G_PLL5G_CFG2_ENA_GAIN; in pll5g_tune()
37 PHY_S6G_PLL5G_CFG2, rd_dat); in pll5g_tune()
|
| D | mscc_main.c | 1245 u32 rd_dat; in vsc8584_pll5g_cfg2_wr() local
1247 rd_dat = vsc85xx_csr_read(phydev, MACRO_CTRL, PHY_S6G_PLL5G_CFG2); in vsc8584_pll5g_cfg2_wr()
1248 rd_dat &= ~BIT(PHY_S6G_CFG2_FSM_DIS); in vsc8584_pll5g_cfg2_wr()
1249 rd_dat |= (disable_fsm << PHY_S6G_CFG2_FSM_DIS); in vsc8584_pll5g_cfg2_wr()
1250 vsc85xx_csr_write(phydev, MACRO_CTRL, PHY_S6G_PLL5G_CFG2, rd_dat); in vsc8584_pll5g_cfg2_wr()
1257 u32 rd_dat = 0; in vsc8584_mcb_rd_trig() local
1263 return read_poll_timeout(vsc85xx_csr_read, rd_dat, in vsc8584_mcb_rd_trig()
1264 !(rd_dat & 0x40000000), in vsc8584_mcb_rd_trig()
1274 u32 rd_dat = 0; in vsc8584_mcb_wr_trig() local
1280 return read_poll_timeout(vsc85xx_csr_read, rd_dat, in vsc8584_mcb_wr_trig()
[all …]
|