Home
last modified time | relevance | path

Searched refs:PPLL_CNTL (Results 1 – 5 of 5) sorted by relevance

/linux-3.4.99/include/video/
Daty128.h242 #define PPLL_CNTL 0x0002 macro
Dradeon.h429 #define PPLL_CNTL 0x0002 macro
/linux-3.4.99/drivers/video/aty/
Dradeon_pm.c2259 OUTPLL(PPLL_CNTL, 0xa433);
2399 tmp = INPLL(PPLL_CNTL);
2400 OUTPLL(PPLL_CNTL, tmp);
2448 OUTREG8(CLOCK_CNTL_INDEX, PPLL_CNTL + PLL_WR_EN);
2461 tmp = INPLL(PPLL_CNTL);
2462 OUTPLL(PPLL_CNTL, tmp & ~0x2);
2464 tmp = INPLL(PPLL_CNTL);
2465 OUTPLL(PPLL_CNTL, tmp & ~0x1);
Daty128fb.c996 aty_st_pll(PPLL_CNTL, aty_ld_pll(PPLL_CNTL) & ~(0x00030000)); in aty128_set_crtc()
1295 aty_st_pll(PPLL_CNTL, in aty128_set_pll()
1296 aty_ld_pll(PPLL_CNTL) | PPLL_RESET | PPLL_ATOMIC_UPDATE_EN); in aty128_set_pll()
1319 aty_st_pll(PPLL_CNTL, aty_ld_pll(PPLL_CNTL) & ~PPLL_RESET); in aty128_set_pll()
Dradeon_base.c1277 OUTPLLP(PPLL_CNTL, in radeon_write_pll_regs()
1327 OUTPLLP(PPLL_CNTL, 0, in radeon_write_pll_regs()