Home
last modified time | relevance | path

Searched refs:SPORT1_MCMC2 (Results 1 – 14 of 14) sorted by relevance

/linux-2.6.39/arch/blackfin/mach-bf533/include/mach/
DdefBF532.h159 #define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */ macro
DcdefBF532.h650 #define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
651 #define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2,val)
/linux-2.6.39/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h197 #define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */ macro
DcdefBF512.h333 #define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
334 #define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2, val)
/linux-2.6.39/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h195 #define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */ macro
DcdefBF522.h350 #define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
351 #define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2, val)
/linux-2.6.39/arch/blackfin/mach-bf561/include/mach/
DdefBF561.h271 #define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */ macro
DcdefBF561.h459 #define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
460 #define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2,val)
/linux-2.6.39/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h173 #define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */ macro
DcdefBF534.h314 #define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
315 #define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2,val)
/linux-2.6.39/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h164 #define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */ macro
DcdefBF538.h286 #define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
287 #define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2, val)
/linux-2.6.39/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h141 #define SPORT1_MCMC2 0xffc0093c /* SPORT1 Multi channel Configuration Regist… macro
DcdefBF54x_base.h192 #define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
193 #define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2, val)