| /linux-2.4.37.9/drivers/scsi/ |
| D | aha152x.c | 1407 SETPORT(SSTAT1, 0xef);
1456 SETPORT(SSTAT1, SELTO);
1802 SETPORT(SSTAT1, 0xef);
1992 SETPORT(SSTAT1, CLRBUSFREE);
2142 SETPORT(SSTAT1, SELTO);
2168 SETPORT(SSTAT1, CLRBUSFREE);
2169 SETPORT(SSTAT1, CLRPHASECHG);
2211 SETPORT(SSTAT1, CLRSELTIMO);
2250 SETPORT(SSTAT1, CLRBUSFREE);
2251 SETPORT(SSTAT1, CLRPHASECHG);
[all …]
|
| D | aha152x.h | 71 #define SSTAT1 (HOSTIOPORT0+0x0c) /* SCSI interrupt status 1 */ macro
|
| D | aic7xxx_old.c | 3395 aic_inb(p, SSTAT1), aic_inb(p, SSTAT2)); in aic7xxx_reset_device()
5319 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); in aic7xxx_handle_seqint()
5339 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); in aic7xxx_handle_seqint()
6171 status = aic_inb(p, SSTAT1); in aic7xxx_handle_scsiint()
6347 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); in aic7xxx_handle_scsiint()
6577 CTL_OF_SCB(scb), aic_inb(p, SSTAT1)); in aic7xxx_handle_scsiint()
10995 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); in aic7xxx_bus_device_reset()
11293 aic_inb(p, SSTAT1), aic_inb(p, SSTAT2)); in aic7xxx_abort()
11326 aic_inb(p, SSTAT0), aic_inb(p, SSTAT1)); in aic7xxx_abort()
|
| /linux-2.4.37.9/drivers/scsi/aic7xxx_old/ |
| D | aic7xxx.seq | 308 test SSTAT1,REQINIT|BUSFREE jz .;
309 test SSTAT1, BUSFREE jnz poll_for_work;
431 test SSTAT1, PHASEMIS jnz u2_phasemis;
513 test SSTAT1, REQINIT jz .;
514 test SSTAT1,PHASEMIS jz data_phase_loop;
526 test SSTAT1, PHASEMIS jnz u2_phasemis;
529 test SSTAT1, REQINIT jz .;
530 test SSTAT1, PHASEMIS jz data_phase_loop;
581 test SSTAT1, PHASEMIS jz .;
668 test SSTAT1,PHASEMIS jz p_command_dma_loop; /* ie. underrun */
[all …]
|
| D | aic7xxx_reg.h | 103 #define SSTAT1 0x0c macro
|
| D | aic7xxx.reg | 270 * Writing a 1 to a bit clears the associated SCSI Interrupt in SSTAT1.
287 register SSTAT1 {
|
| /linux-2.4.37.9/drivers/scsi/aic7xxx/ |
| D | aic7xxx.seq | 682 test SSTAT1,REQINIT|BUSFREE jz .;
683 test SSTAT1, BUSFREE jnz poll_for_work;
895 test SSTAT1,PHASEMIS jz .;
926 test SSTAT1,PHASEMIS jz ultra2_dma_loop;
1114 test SSTAT1,PHASEMIS jz dma_loop; /* ie. underrun */
1265 test SSTAT1, REQINIT jz .;
1267 test SSTAT1,PHASEMIS jz data_phase_loop;
1348 test SSTAT1, REQINIT jnz .;
1442 test SSTAT1, PHASEMIS jz . - 1;
1983 test SSTAT1, REQINIT jz inb_next_wait;
[all …]
|
| D | aic79xx.seq | 1126 test SSTAT1,REQINIT|BUSFREE jz .;
1127 test SSTAT1, BUSFREE jnz idle_loop;
1209 test SSTAT1, SCSIPERR jnz phase_lock;
1236 test SSTAT1, SCSIPERR jnz inb_next_wait;
1495 test SSTAT1, REQINIT jz .;
1512 test SSTAT1, REQINIT jnz .;
1647 test SSTAT1, REQINIT jz snapshot_wait_data_valid;
|
| D | aic7xxx.reg | 295 * Writing a 1 to a bit clears the associated SCSI Interrupt in SSTAT1.
312 register SSTAT1 {
|
| D | aic7xxx_core.c | 740 && (ahc_inb(ahc, SSTAT1) & SCSIPERR) != 0) { in ahc_handle_seqint()
973 status = ahc_inb(ahc, SSTAT1) & (SELTO|SCSIRSTI|BUSFREE|SCSIPERR); in ahc_handle_scsiint()
978 status = ahc_inb(ahc, SSTAT1) in ahc_handle_scsiint()
1061 if ((ahc_inb(ahc, SSTAT1) & SCSIPERR) != 0 in ahc_handle_scsiint()
6697 ahc_sstat1_print(ahc_inb(ahc, SSTAT1), &cur_col, 50); in ahc_dump_card_state()
|
| D | aic7xxx_reg.h | 1165 #define SSTAT1 0x0c macro
|
| D | aic79xx_core.c | 1114 && (ahd_inb(ahd, SSTAT1) & SELTO) == 0) in ahd_handle_seqint()
1167 status = ahd_inb(ahd, SSTAT1) & (SELTO|SCSIRSTI|BUSFREE|SCSIPERR); in ahd_handle_scsiint()
7584 if ((ahd_inb(ahd, SSTAT1) & SCSIRSTI) != 0) { in ahd_reset_poll()
8516 ahd_sstat1_print(ahd_inb(ahd, SSTAT1), &cur_col, 50); in ahd_dump_card_state()
|
| D | aic79xx.reg | 1872 register SSTAT1 {
1888 * Writing a 1 to a bit clears the associated SCSI Interrupt in SSTAT1.
|
| D | aic79xx_reg.h | 2749 #define SSTAT1 0x4c macro
|